Skip to content

Commit d3820ed

Browse files
heyuanjie87Rbb666
authored andcommitted
给vector模块添加构建脚本
1 parent 3268716 commit d3820ed

File tree

4 files changed

+14
-6
lines changed

4 files changed

+14
-6
lines changed

libcpu/risc-v/SConscript

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -16,6 +16,8 @@ if rtconfig.CPU in common64_arch :
1616
else :
1717
group += SConscript(os.path.join('common', 'SConscript'))
1818

19+
group += SConscript(os.path.join('vector', 'SConscript'))
20+
1921
# cpu porting code files
2022
if 'VENDOR' in vars(rtconfig) and rtconfig.VENDOR != '':
2123
group = group + SConscript(os.path.join(rtconfig.VENDOR, rtconfig.CPU, 'SConscript'))

libcpu/risc-v/t-head/c908/SConscript

Lines changed: 0 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -5,9 +5,6 @@ cwd = GetCurrentDir()
55
src = Glob('*.c') + Glob('*.cpp') + Glob('*_gcc.S')
66
CPPPATH = [cwd]
77

8-
if GetDepend('ARCH_RISCV_VECTOR'):
9-
CPPPATH += [cwd + '/../../vector/rvv-1.0']
10-
118
group = DefineGroup('libcpu', src, depend = [''], CPPPATH = CPPPATH)
129

1310
Return('group')

libcpu/risc-v/vector/SConscript

Lines changed: 12 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,12 @@
1+
# RT-Thread building script for component
2+
3+
from building import *
4+
cwd = GetCurrentDir()
5+
src = []
6+
CPPPATH = []
7+
8+
CPPPATH += [cwd + '/rvv-1.0']
9+
10+
group = DefineGroup('libcpu', src, depend = ['ARCH_RISCV_VECTOR'], CPPPATH = CPPPATH)
11+
12+
Return('group')

libcpu/risc-v/virt64/SConscript

Lines changed: 0 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -5,9 +5,6 @@ cwd = GetCurrentDir()
55
src = Glob('*.c') + Glob('*.cpp') + Glob('*_gcc.S')
66
CPPPATH = [cwd]
77

8-
if GetDepend('ARCH_RISCV_VECTOR'):
9-
CPPPATH += [cwd + '/../vector/rvv-1.0']
10-
118
group = DefineGroup('libcpu', src, depend = [''], CPPPATH = CPPPATH)
129

1310
Return('group')

0 commit comments

Comments
 (0)