|
| 1 | +Module 1: |
| 2 | + - I. (a) Convert (63.25) 10 to Hexa decimal and octal. |
| 3 | + - I. (a) Perform the following number conversions: |
| 4 | + - I. (a) Convert (AB2)16 to octal. |
| 5 | + - I. (a) ( |
| 6 | + - I. (a) Perform the following: |
| 7 | + - I. (a) Given the two binary numbers X = 1010100 and Y = 1000011, perform the |
| 8 | + |
| 9 | +Module 2: |
| 10 | + - IV. Explain the design procedure of combinational circuit with an example |
| 11 | + - V. Implement the following function using a multiplexer |
| 12 | + - IX. Compare TTL and CMOS logic families. |
| 13 | + - V. Implement the following Boolean function with NAND gates: OR |
| 14 | + - VI. Implement the following function using a multiplexer (Use B as input). |
| 15 | + - VIII. Explain the operation of 2 input CMOS NOR gate and CMOS inverter in |
| 16 | + - IX. Explain with circuit diagram a typical 2 input TTL NAND gate. |
| 17 | + - IV. (a) Explain the working of a 4-bit BCD adder with block diagram (7) |
| 18 | + - V. (a) Explain the working of a 4-bit magnitude comparator. (5) |
| 19 | + - VI. (a) Explain the working of SR latch with NAND gate with the help of logic diagram (6) |
| 20 | + - VIII. (a) Design a combinational circuit using a ROM.The circuit accepts three bit (6) |
| 21 | + - IX. Explain the working of RTL and DTL circuit. Explain how fan-out of DTL gate (10) |
| 22 | + - V. (a) Explain the working of Decimal adder with block diagram and explain the (5) |
| 23 | + - X. (5) |
| 24 | + - VI. (a) Explain the working of SR latch using NOR gate with the help of logic (6) |
| 25 | + - IX. (a) Draw and explain the working of Basic RTL NOR gate. (5) |
| 26 | + - VIII. (a) Design a PLA circuit to implement the functions (6) |
| 27 | + - IX. (a) Draw circuit of an TTL NAND gate and explain the operation. (7) |
| 28 | + |
| 29 | +Module 3: |
| 30 | + - VII. Design and explain a 4 bit asynchronous up-down binary counter. |
| 31 | + - VIII. Write short notes on (1) Fan in and Fan out (ii) Propogation delay |
| 32 | + - IV. Derive the expressions for a 4-bit magnitude comparator and implement it |
| 33 | + - V. (a) Design a decimal adder using 4-bit binary parallel adders. |
| 34 | + - VI. Design a 4-bit Johnson counter. How does it differ from a ring counter? |
| 35 | + - VII. Design a 4-bit binary ripple counter using JK flip flops. |
| 36 | + - VIII. Design a RAM consisting of four words of four bits each. Also show the |
| 37 | + - VII. Design a 4 bit binary ripple counter using JK flip flops. OR |
| 38 | + - VII. Design a counter that has repeated sequence of six states 0,1,2,4,5,6 using JK OR (10) |
| 39 | + - VII. (a) Design a 2 bit synchronous up counter using .1K flipflops. (5) |
| 40 | + - VIII. Differentiate PLA and PAL. Draw the PLA for functions: (10) |
| 41 | + - V. (a) What is Carry Propagation delay? Design a 4- bit binary parallel adder (6) |
| 42 | + - VI. (a) Design a synchronous counter using .T flip-flops which counts the (6) |
| 43 | + - VII. (a) Draw the logic diagram of a four-bit binary ripple counter. Show that a (6) |
| 44 | + |
| 45 | +Module 4: |
| 46 | + - II. Simplify the following Boolean function into (1) sum-of-products form |
| 47 | + - III. Prove the theorems of Boolean algebra by using postulates. |
| 48 | + - II. Simplify the following function using Quine McCluskey method. |
| 49 | + - IV. Simplify the following Boolean function into (i) sum-of-products form and |
| 50 | + - II. (a) Using 10's complement, subtract 3250-72532. (2) |
| 51 | + - III. (a) Simplify the followng Boolean functions using K-map (5) |
| 52 | + - II. (a) What is a gray code? What are the advantages of gray code? Find the gray (3) |
| 53 | + - III. Simplify the following Boolean function using the tabulation method. |
| 54 | + - III. (a) Simplify the following Boolean function into (6) |
| 55 | + - IV. (a) Implement the following four Boolean expressions with three half adders: (6) |
| 56 | + |
0 commit comments