Skip to content

Commit 277b9ff

Browse files
unicornxRevySR
authored andcommitted
FROMLIST: PCI: sg2042: Add Sophgo SG2042 PCIe driver
Add support for PCIe controller in SG2042 SoC. The controller uses the Cadence PCIe core programmed by pcie-cadence*.c. The PCIe controller will work in host mode only. Signed-off-by: Chen Wang <[email protected]> Link: https://lore.kernel.org/r/ddedd8f76f83fea2c6d3887132d2fe6f2a6a02c1.1736923025.git.unicorn_wang@outlook.com Signed-off-by: Han Gao <[email protected]>
1 parent 3a7d7ef commit 277b9ff

File tree

3 files changed

+542
-0
lines changed

3 files changed

+542
-0
lines changed

drivers/pci/controller/cadence/Kconfig

Lines changed: 13 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -42,6 +42,18 @@ config PCIE_CADENCE_PLAT_EP
4242
endpoint mode. This PCIe controller may be embedded into many
4343
different vendors SoCs.
4444

45+
config PCIE_SG2042
46+
bool "Sophgo SG2042 PCIe controller (host mode)"
47+
depends on ARCH_SOPHGO || COMPILE_TEST
48+
depends on OF
49+
select IRQ_MSI_LIB
50+
select PCI_MSI
51+
select PCIE_CADENCE_HOST
52+
help
53+
Say Y here if you want to support the Sophgo SG2042 PCIe platform
54+
controller in host mode. Sophgo SG2042 PCIe controller uses Cadence
55+
PCIe core.
56+
4557
config PCI_J721E
4658
tristate
4759
select PCIE_CADENCE_HOST if PCI_J721E_HOST != n
@@ -67,4 +79,5 @@ config PCI_J721E_EP
6779
Say Y here if you want to support the TI J721E PCIe platform
6880
controller in endpoint mode. TI J721E PCIe controller uses Cadence PCIe
6981
core.
82+
7083
endmenu

drivers/pci/controller/cadence/Makefile

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -4,3 +4,4 @@ obj-$(CONFIG_PCIE_CADENCE_HOST) += pcie-cadence-host.o
44
obj-$(CONFIG_PCIE_CADENCE_EP) += pcie-cadence-ep.o
55
obj-$(CONFIG_PCIE_CADENCE_PLAT) += pcie-cadence-plat.o
66
obj-$(CONFIG_PCI_J721E) += pci-j721e.o
7+
obj-$(CONFIG_PCIE_SG2042) += pcie-sg2042.o

0 commit comments

Comments
 (0)