Skip to content

Commit 9c6bbd6

Browse files
committed
RISCV64: SG2042: HACK: pcie: sg2042: add PCIE_SG2042_HACK option
Signed-off-by: Han Gao <[email protected]>
1 parent 52f50af commit 9c6bbd6

File tree

1 file changed

+10
-0
lines changed
  • drivers/pci/controller/cadence

1 file changed

+10
-0
lines changed

drivers/pci/controller/cadence/Kconfig

Lines changed: 10 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -54,6 +54,16 @@ config PCIE_SG2042
5454
controller in host mode. Sophgo SG2042 PCIe controller uses Cadence
5555
PCIe core.
5656

57+
config PCIE_SG2042_HACK
58+
bool "Sophgo SG2042 PCIe controller (host mode) with hack"
59+
depends on ARCH_SOPHGO || COMPILE_TEST
60+
depends on OF
61+
depends on PCIE_SG2042
62+
default n
63+
help
64+
To enable support for graphics cards and some peripherals on the
65+
Sophgo SG2042, some "hacks" are required. Say "Y" to enable it.
66+
5767
config PCI_J721E
5868
tristate
5969
select PCIE_CADENCE_HOST if PCI_J721E_HOST != n

0 commit comments

Comments
 (0)