We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 52f50af commit 9c6bbd6Copy full SHA for 9c6bbd6
drivers/pci/controller/cadence/Kconfig
@@ -54,6 +54,16 @@ config PCIE_SG2042
54
controller in host mode. Sophgo SG2042 PCIe controller uses Cadence
55
PCIe core.
56
57
+config PCIE_SG2042_HACK
58
+ bool "Sophgo SG2042 PCIe controller (host mode) with hack"
59
+ depends on ARCH_SOPHGO || COMPILE_TEST
60
+ depends on OF
61
+ depends on PCIE_SG2042
62
+ default n
63
+ help
64
+ To enable support for graphics cards and some peripherals on the
65
+ Sophgo SG2042, some "hacks" are required. Say "Y" to enable it.
66
+
67
config PCI_J721E
68
tristate
69
select PCIE_CADENCE_HOST if PCI_J721E_HOST != n
0 commit comments