Skip to content

Commit 08b4915

Browse files
ChazJinCruz Monrreal II
ChazJin
authored and
Cruz Monrreal II
committed
Re add target support for GD32F307VG
1. Mainly change TARGET_Gigadevice --> TARGET_GigaDevice 2. Add license header
1 parent fc86ddb commit 08b4915

File tree

5 files changed

+1662
-0
lines changed

5 files changed

+1662
-0
lines changed

‎targets/TARGET_GigaDevice/TARGET_GD32F30X/TATGET_GD32F307VG/PinNames.h‎

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -177,9 +177,11 @@ typedef enum {
177177

178178
KEY2 = PORTA_0,
179179
KEY3 = PORTB_1,
180+
KEY4 = PORTD_2,
180181

181182
BUTTON1 = KEY2,
182183
BUTTON2 = KEY3,
184+
BUTTON3 = KEY4,
183185

184186
SERIAL_TX = PORTA_9,
185187
SERIAL_RX = PORTA_10,

‎targets/TARGET_GigaDevice/TARGET_GD32F30X/TATGET_GD32F307VG/device/TOOLCHAIN_ARM_MICRO/startup_gd32f30x_cl.s‎

Lines changed: 362 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,362 @@
1+
;/*!
2+
; \file startup_gd32f30x_cl.s
3+
; \brief start up file
4+
;
5+
; \version 2018-10-10, V1.1.0, firmware for GD32F30x(The version is for mbed)
6+
;*/
7+
;
8+
;/*
9+
; Copyright (c) 2018, GigaDevice Semiconductor Inc.
10+
;
11+
; All rights reserved.
12+
;
13+
; Redistribution and use in source and binary forms, with or without modification,
14+
;are permitted provided that the following conditions are met:
15+
;
16+
; 1. Redistributions of source code must retain the above copyright notice, this
17+
; list of conditions and the following disclaimer.
18+
; 2. Redistributions in binary form must reproduce the above copyright notice,
19+
; this list of conditions and the following disclaimer in the documentation
20+
; and/or other materials provided with the distribution.
21+
; 3. Neither the name of the copyright holder nor the names of its contributors
22+
; may be used to endorse or promote products derived from this software without
23+
; specific prior written permission.
24+
;
25+
; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
26+
;AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
27+
;WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
28+
;IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
29+
;INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
30+
;NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
31+
;PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
32+
;WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
33+
;ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
34+
;OF SUCH DAMAGE.
35+
;*/
36+
37+
; <h> Stack Configuration
38+
; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
39+
; </h>
40+
41+
Stack_Size EQU 0x00000400
42+
43+
AREA STACK, NOINIT, READWRITE, ALIGN=3
44+
EXPORT __initial_sp
45+
Stack_Mem SPACE Stack_Size
46+
__initial_sp EQU 0x20010000 ; Top of RAM
47+
48+
49+
; <h> Heap Configuration
50+
; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
51+
; </h>
52+
53+
Heap_Size EQU 0x00000400
54+
55+
AREA HEAP, NOINIT, READWRITE, ALIGN=3
56+
EXPORT __heap_base
57+
EXPORT __heap_limit
58+
__heap_base
59+
Heap_Mem SPACE Heap_Size
60+
__heap_limit EQU (__initial_sp - Stack_Size)
61+
62+
PRESERVE8
63+
THUMB
64+
65+
; /* reset Vector Mapped to at Address 0 */
66+
AREA RESET, DATA, READONLY
67+
EXPORT __Vectors
68+
EXPORT __Vectors_End
69+
EXPORT __Vectors_Size
70+
71+
__Vectors DCD __initial_sp ; Top of Stack
72+
DCD Reset_Handler ; Reset Handler
73+
DCD NMI_Handler ; NMI Handler
74+
DCD HardFault_Handler ; Hard Fault Handler
75+
DCD MemManage_Handler ; MPU Fault Handler
76+
DCD BusFault_Handler ; Bus Fault Handler
77+
DCD UsageFault_Handler ; Usage Fault Handler
78+
DCD 0 ; Reserved
79+
DCD 0 ; Reserved
80+
DCD 0 ; Reserved
81+
DCD 0 ; Reserved
82+
DCD SVC_Handler ; SVCall Handler
83+
DCD DebugMon_Handler ; Debug Monitor Handler
84+
DCD 0 ; Reserved
85+
DCD PendSV_Handler ; PendSV Handler
86+
DCD SysTick_Handler ; SysTick Handler
87+
88+
; /* external interrupts handler */
89+
DCD WWDGT_IRQHandler ; 16:Window Watchdog Timer
90+
DCD LVD_IRQHandler ; 17:LVD through EXTI Line detect
91+
DCD TAMPER_IRQHandler ; 18:Tamper through EXTI Line detect
92+
DCD RTC_IRQHandler ; 19:RTC through EXTI Line
93+
DCD FMC_IRQHandler ; 20:FMC
94+
DCD RCU_CTC_IRQHandler ; 21:RCU and CTC
95+
DCD EXTI0_IRQHandler ; 22:EXTI Line 0
96+
DCD EXTI1_IRQHandler ; 23:EXTI Line 1
97+
DCD EXTI2_IRQHandler ; 24:EXTI Line 2
98+
DCD EXTI3_IRQHandler ; 25:EXTI Line 3
99+
DCD EXTI4_IRQHandler ; 26:EXTI Line 4
100+
DCD DMA0_Channel0_IRQHandler ; 27:DMA0 Channel0
101+
DCD DMA0_Channel1_IRQHandler ; 28:DMA0 Channel1
102+
DCD DMA0_Channel2_IRQHandler ; 29:DMA0 Channel2
103+
DCD DMA0_Channel3_IRQHandler ; 30:DMA0 Channel3
104+
DCD DMA0_Channel4_IRQHandler ; 31:DMA0 Channel4
105+
DCD DMA0_Channel5_IRQHandler ; 32:DMA0 Channel5
106+
DCD DMA0_Channel6_IRQHandler ; 33:DMA0 Channel6
107+
DCD ADC0_1_IRQHandler ; 34:ADC0 and ADC1
108+
DCD CAN0_TX_IRQHandler ; 35:CAN0 TX
109+
DCD CAN0_RX0_IRQHandler ; 36:CAN0 RX0
110+
DCD CAN0_RX1_IRQHandler ; 37:CAN0 RX1
111+
DCD CAN0_EWMC_IRQHandler ; 38:CAN0 EWMC
112+
DCD EXTI5_9_IRQHandler ; 39:EXTI5 to EXTI9
113+
DCD TIMER0_BRK_TIMER8_IRQHandler ; 40:TIMER0 Break and TIMER8
114+
DCD TIMER0_UP_TIMER9_IRQHandler ; 41:TIMER0 Update and TIMER9
115+
DCD TIMER0_TRG_CMT_TIMER10_IRQHandler ; 42:TIMER0 Trigger and Commutation and TIMER10
116+
DCD TIMER0_Channel_IRQHandler ; 43:TIMER0 Channel Capture Compare
117+
DCD TIMER1_IRQHandler ; 44:TIMER1
118+
DCD TIMER2_IRQHandler ; 45:TIMER2
119+
DCD TIMER3_IRQHandler ; 46:TIMER3
120+
DCD I2C0_EV_IRQHandler ; 47:I2C0 Event
121+
DCD I2C0_ER_IRQHandler ; 48:I2C0 Error
122+
DCD I2C1_EV_IRQHandler ; 49:I2C1 Event
123+
DCD I2C1_ER_IRQHandler ; 50:I2C1 Error
124+
DCD SPI0_IRQHandler ; 51:SPI0
125+
DCD SPI1_IRQHandler ; 52:SPI1
126+
DCD USART0_IRQHandler ; 53:USART0
127+
DCD USART1_IRQHandler ; 54:USART1
128+
DCD USART2_IRQHandler ; 55:USART2
129+
DCD EXTI10_15_IRQHandler ; 56:EXTI10 to EXTI15
130+
DCD RTC_Alarm_IRQHandler ; 57:RTC Alarm
131+
DCD USBFS_WKUP_IRQHandler ; 58:USBFS Wakeup
132+
DCD TIMER7_BRK_TIMER11_IRQHandler ; 59:TIMER7 Break and TIMER11
133+
DCD TIMER7_UP_TIMER12_IRQHandler ; 60:TIMER7 Update and TIMER12
134+
DCD TIMER7_TRG_CMT_TIMER13_IRQHandler ; 61:TIMER7 Trigger and Commutation and TIMER13
135+
DCD TIMER7_Channel_IRQHandler ; 62:TIMER7 Channel Capture Compare
136+
DCD 0 ; Reserved
137+
DCD EXMC_IRQHandler ; 64:EXMC
138+
DCD 0 ; Reserved
139+
DCD TIMER4_IRQHandler ; 66:TIMER4
140+
DCD SPI2_IRQHandler ; 67:SPI2
141+
DCD UART3_IRQHandler ; 68:UART3
142+
DCD UART4_IRQHandler ; 69:UART4
143+
DCD TIMER5_IRQHandler ; 70:TIMER5
144+
DCD TIMER6_IRQHandler ; 71:TIMER6
145+
DCD DMA1_Channel0_IRQHandler ; 72:DMA1 Channel0
146+
DCD DMA1_Channel1_IRQHandler ; 73:DMA1 Channel1
147+
DCD DMA1_Channel2_IRQHandler ; 74:DMA1 Channel2
148+
DCD DMA1_Channel3_IRQHandler ; 75:DMA1 Channel3
149+
DCD DMA1_Channel4_IRQHandler ; 76:DMA1 Channel4
150+
DCD ENET_IRQHandler ; 77:Ethernet
151+
DCD ENET_WKUP_IRQHandler ; 78:Ethernet Wakeup through EXTI Line
152+
DCD CAN1_TX_IRQHandler ; 79:CAN1 TX
153+
DCD CAN1_RX0_IRQHandler ; 80:CAN1 RX0
154+
DCD CAN1_RX1_IRQHandler ; 81:CAN1 RX1
155+
DCD CAN1_EWMC_IRQHandler ; 82:CAN1 EWMC
156+
DCD USBFS_IRQHandler ; 83:USBFS
157+
158+
__Vectors_End
159+
160+
__Vectors_Size EQU __Vectors_End - __Vectors
161+
162+
AREA |.text|, CODE, READONLY
163+
164+
;/* reset Handler */
165+
Reset_Handler PROC
166+
EXPORT Reset_Handler [WEAK]
167+
IMPORT SystemInit
168+
IMPORT __main
169+
LDR R0, =SystemInit
170+
BLX R0
171+
LDR R0, =__main
172+
BX R0
173+
ENDP
174+
175+
;/* dummy Exception Handlers */
176+
NMI_Handler PROC
177+
EXPORT NMI_Handler [WEAK]
178+
B .
179+
ENDP
180+
HardFault_Handler\
181+
PROC
182+
EXPORT HardFault_Handler [WEAK]
183+
B .
184+
ENDP
185+
MemManage_Handler\
186+
PROC
187+
EXPORT MemManage_Handler [WEAK]
188+
B .
189+
ENDP
190+
BusFault_Handler\
191+
PROC
192+
EXPORT BusFault_Handler [WEAK]
193+
B .
194+
ENDP
195+
UsageFault_Handler\
196+
PROC
197+
EXPORT UsageFault_Handler [WEAK]
198+
B .
199+
ENDP
200+
SVC_Handler PROC
201+
EXPORT SVC_Handler [WEAK]
202+
B .
203+
ENDP
204+
DebugMon_Handler\
205+
PROC
206+
EXPORT DebugMon_Handler [WEAK]
207+
B .
208+
ENDP
209+
PendSV_Handler\
210+
PROC
211+
EXPORT PendSV_Handler [WEAK]
212+
B .
213+
ENDP
214+
SysTick_Handler\
215+
PROC
216+
EXPORT SysTick_Handler [WEAK]
217+
B .
218+
ENDP
219+
220+
Default_Handler PROC
221+
; /* external interrupts handler */
222+
EXPORT WWDGT_IRQHandler [WEAK]
223+
EXPORT LVD_IRQHandler [WEAK]
224+
EXPORT TAMPER_IRQHandler [WEAK]
225+
EXPORT RTC_IRQHandler [WEAK]
226+
EXPORT FMC_IRQHandler [WEAK]
227+
EXPORT RCU_CTC_IRQHandler [WEAK]
228+
EXPORT EXTI0_IRQHandler [WEAK]
229+
EXPORT EXTI1_IRQHandler [WEAK]
230+
EXPORT EXTI2_IRQHandler [WEAK]
231+
EXPORT EXTI3_IRQHandler [WEAK]
232+
EXPORT EXTI4_IRQHandler [WEAK]
233+
EXPORT DMA0_Channel0_IRQHandler [WEAK]
234+
EXPORT DMA0_Channel1_IRQHandler [WEAK]
235+
EXPORT DMA0_Channel2_IRQHandler [WEAK]
236+
EXPORT DMA0_Channel3_IRQHandler [WEAK]
237+
EXPORT DMA0_Channel4_IRQHandler [WEAK]
238+
EXPORT DMA0_Channel5_IRQHandler [WEAK]
239+
EXPORT DMA0_Channel6_IRQHandler [WEAK]
240+
EXPORT ADC0_1_IRQHandler [WEAK]
241+
EXPORT CAN0_TX_IRQHandler [WEAK]
242+
EXPORT CAN0_RX0_IRQHandler [WEAK]
243+
EXPORT CAN0_RX1_IRQHandler [WEAK]
244+
EXPORT CAN0_EWMC_IRQHandler [WEAK]
245+
EXPORT EXTI5_9_IRQHandler [WEAK]
246+
EXPORT TIMER0_BRK_TIMER8_IRQHandler [WEAK]
247+
EXPORT TIMER0_UP_TIMER9_IRQHandler [WEAK]
248+
EXPORT TIMER0_TRG_CMT_TIMER10_IRQHandler [WEAK]
249+
EXPORT TIMER0_Channel_IRQHandler [WEAK]
250+
EXPORT TIMER1_IRQHandler [WEAK]
251+
EXPORT TIMER2_IRQHandler [WEAK]
252+
EXPORT TIMER3_IRQHandler [WEAK]
253+
EXPORT I2C0_EV_IRQHandler [WEAK]
254+
EXPORT I2C0_ER_IRQHandler [WEAK]
255+
EXPORT I2C1_EV_IRQHandler [WEAK]
256+
EXPORT I2C1_ER_IRQHandler [WEAK]
257+
EXPORT SPI0_IRQHandler [WEAK]
258+
EXPORT SPI1_IRQHandler [WEAK]
259+
EXPORT USART0_IRQHandler [WEAK]
260+
EXPORT USART1_IRQHandler [WEAK]
261+
EXPORT USART2_IRQHandler [WEAK]
262+
EXPORT EXTI10_15_IRQHandler [WEAK]
263+
EXPORT RTC_Alarm_IRQHandler [WEAK]
264+
EXPORT USBFS_WKUP_IRQHandler [WEAK]
265+
EXPORT TIMER7_BRK_TIMER11_IRQHandler [WEAK]
266+
EXPORT TIMER7_UP_TIMER12_IRQHandler [WEAK]
267+
EXPORT TIMER7_TRG_CMT_TIMER13_IRQHandler [WEAK]
268+
EXPORT TIMER7_Channel_IRQHandler [WEAK]
269+
EXPORT EXMC_IRQHandler [WEAK]
270+
EXPORT TIMER4_IRQHandler [WEAK]
271+
EXPORT SPI2_IRQHandler [WEAK]
272+
EXPORT UART3_IRQHandler [WEAK]
273+
EXPORT UART4_IRQHandler [WEAK]
274+
EXPORT TIMER5_IRQHandler [WEAK]
275+
EXPORT TIMER6_IRQHandler [WEAK]
276+
EXPORT DMA1_Channel0_IRQHandler [WEAK]
277+
EXPORT DMA1_Channel1_IRQHandler [WEAK]
278+
EXPORT DMA1_Channel2_IRQHandler [WEAK]
279+
EXPORT DMA1_Channel3_IRQHandler [WEAK]
280+
EXPORT DMA1_Channel4_IRQHandler [WEAK]
281+
EXPORT ENET_IRQHandler [WEAK]
282+
EXPORT ENET_WKUP_IRQHandler [WEAK]
283+
EXPORT CAN1_TX_IRQHandler [WEAK]
284+
EXPORT CAN1_RX0_IRQHandler [WEAK]
285+
EXPORT CAN1_RX1_IRQHandler [WEAK]
286+
EXPORT CAN1_EWMC_IRQHandler [WEAK]
287+
EXPORT USBFS_IRQHandler [WEAK]
288+
289+
;/* external interrupts handler */
290+
WWDGT_IRQHandler
291+
LVD_IRQHandler
292+
TAMPER_IRQHandler
293+
RTC_IRQHandler
294+
FMC_IRQHandler
295+
RCU_CTC_IRQHandler
296+
EXTI0_IRQHandler
297+
EXTI1_IRQHandler
298+
EXTI2_IRQHandler
299+
EXTI3_IRQHandler
300+
EXTI4_IRQHandler
301+
DMA0_Channel0_IRQHandler
302+
DMA0_Channel1_IRQHandler
303+
DMA0_Channel2_IRQHandler
304+
DMA0_Channel3_IRQHandler
305+
DMA0_Channel4_IRQHandler
306+
DMA0_Channel5_IRQHandler
307+
DMA0_Channel6_IRQHandler
308+
ADC0_1_IRQHandler
309+
CAN0_TX_IRQHandler
310+
CAN0_RX0_IRQHandler
311+
CAN0_RX1_IRQHandler
312+
CAN0_EWMC_IRQHandler
313+
EXTI5_9_IRQHandler
314+
TIMER0_BRK_TIMER8_IRQHandler
315+
TIMER0_UP_TIMER9_IRQHandler
316+
TIMER0_TRG_CMT_TIMER10_IRQHandler
317+
TIMER0_Channel_IRQHandler
318+
TIMER1_IRQHandler
319+
TIMER2_IRQHandler
320+
TIMER3_IRQHandler
321+
I2C0_EV_IRQHandler
322+
I2C0_ER_IRQHandler
323+
I2C1_EV_IRQHandler
324+
I2C1_ER_IRQHandler
325+
SPI0_IRQHandler
326+
SPI1_IRQHandler
327+
USART0_IRQHandler
328+
USART1_IRQHandler
329+
USART2_IRQHandler
330+
EXTI10_15_IRQHandler
331+
RTC_Alarm_IRQHandler
332+
USBFS_WKUP_IRQHandler
333+
TIMER7_BRK_TIMER11_IRQHandler
334+
TIMER7_UP_TIMER12_IRQHandler
335+
TIMER7_TRG_CMT_TIMER13_IRQHandler
336+
TIMER7_Channel_IRQHandler
337+
EXMC_IRQHandler
338+
TIMER4_IRQHandler
339+
SPI2_IRQHandler
340+
UART3_IRQHandler
341+
UART4_IRQHandler
342+
TIMER5_IRQHandler
343+
TIMER6_IRQHandler
344+
DMA1_Channel0_IRQHandler
345+
DMA1_Channel1_IRQHandler
346+
DMA1_Channel2_IRQHandler
347+
DMA1_Channel3_IRQHandler
348+
DMA1_Channel4_IRQHandler
349+
ENET_IRQHandler
350+
ENET_WKUP_IRQHandler
351+
CAN1_TX_IRQHandler
352+
CAN1_RX0_IRQHandler
353+
CAN1_RX1_IRQHandler
354+
CAN1_EWMC_IRQHandler
355+
USBFS_IRQHandler
356+
357+
B .
358+
ENDP
359+
360+
ALIGN
361+
362+
END

0 commit comments

Comments
 (0)