Skip to content

Commit 0b80e3c

Browse files
committed
Disable SPIM & enable SPI
1 parent 32b5f2d commit 0b80e3c

File tree

1 file changed

+9
-9
lines changed
  • targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/TARGET_MCU_NRF52840/config

1 file changed

+9
-9
lines changed

targets/TARGET_NORDIC/TARGET_NRF5x/TARGET_NRF52/TARGET_MCU_NRF52840/config/sdk_config.h

Lines changed: 9 additions & 9 deletions
Original file line numberDiff line numberDiff line change
@@ -3223,34 +3223,34 @@
32233223
// <e> NRFX_SPIM_ENABLED - nrfx_spim - SPIM peripheral driver
32243224
//==========================================================
32253225
#ifndef NRFX_SPIM_ENABLED
3226-
#define NRFX_SPIM_ENABLED 1
3226+
#define NRFX_SPIM_ENABLED 0
32273227
#endif
32283228
// <q> NRFX_SPIM0_ENABLED - Enable SPIM0 instance
32293229

32303230

32313231
#ifndef NRFX_SPIM0_ENABLED
3232-
#define NRFX_SPIM0_ENABLED 1
3232+
#define NRFX_SPIM0_ENABLED 0
32333233
#endif
32343234

32353235
// <q> NRFX_SPIM1_ENABLED - Enable SPIM1 instance
32363236

32373237

32383238
#ifndef NRFX_SPIM1_ENABLED
3239-
#define NRFX_SPIM1_ENABLED 1
3239+
#define NRFX_SPIM1_ENABLED 0
32403240
#endif
32413241

32423242
// <q> NRFX_SPIM2_ENABLED - Enable SPIM2 instance
32433243

32443244

32453245
#ifndef NRFX_SPIM2_ENABLED
3246-
#define NRFX_SPIM2_ENABLED 1
3246+
#define NRFX_SPIM2_ENABLED 0
32473247
#endif
32483248

32493249
// <q> NRFX_SPIM3_ENABLED - Enable SPIM3 instance
32503250

32513251

32523252
#ifndef NRFX_SPIM3_ENABLED
3253-
#define NRFX_SPIM3_ENABLED 1
3253+
#define NRFX_SPIM3_ENABLED 0
32543254
#endif
32553255

32563256
// <q> NRFX_SPIM_EXTENDED_ENABLED - Enable extended SPIM features
@@ -3450,27 +3450,27 @@
34503450
//==========================================================
34513451

34523452
#ifndef NRFX_SPI_ENABLED
3453-
#define NRFX_SPI_ENABLED 0
3453+
#define NRFX_SPI_ENABLED 1
34543454
#endif
34553455
// <q> NRFX_SPI0_ENABLED - Enable SPI0 instance
34563456

34573457

34583458
#ifndef NRFX_SPI0_ENABLED
3459-
#define NRFX_SPI0_ENABLED 0
3459+
#define NRFX_SPI0_ENABLED 1
34603460
#endif
34613461

34623462
// <q> NRFX_SPI1_ENABLED - Enable SPI1 instance
34633463

34643464

34653465
#ifndef NRFX_SPI1_ENABLED
3466-
#define NRFX_SPI1_ENABLED 0
3466+
#define NRFX_SPI1_ENABLED 1
34673467
#endif
34683468

34693469
// <q> NRFX_SPI2_ENABLED - Enable SPI2 instance
34703470

34713471

34723472
#ifndef NRFX_SPI2_ENABLED
3473-
#define NRFX_SPI2_ENABLED 0
3473+
#define NRFX_SPI2_ENABLED 1
34743474
#endif
34753475

34763476
// <o> NRFX_SPI_MISO_PULL_CFG - MISO pin pull configuration.

0 commit comments

Comments
 (0)