|
56 | 56 | "inherits": ["LPCTarget"],
|
57 | 57 | "core": "Cortex-M0",
|
58 | 58 | "extra_labels": ["NXP", "LPC11XX_11CXX", "LPC11CXX"],
|
| 59 | + "macros": ["CMSIS_VECTAB_VIRTUAL", "CMSIS_VECTAB_VIRTUAL_HEADER_FILE=\"cmsis_nvic.h\""], |
59 | 60 | "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
|
60 | 61 | "device_has": ["ANALOGIN", "CAN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
|
61 | 62 | "device_name": "LPC11C24FBD48/301"
|
|
65 | 66 | "core": "Cortex-M0",
|
66 | 67 | "default_toolchain": "uARM",
|
67 | 68 | "extra_labels": ["NXP", "LPC11XX_11CXX", "LPC11XX"],
|
| 69 | + "macros": ["CMSIS_VECTAB_VIRTUAL", "CMSIS_VECTAB_VIRTUAL_HEADER_FILE=\"cmsis_nvic.h\""], |
68 | 70 | "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
|
69 | 71 | "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
|
70 | 72 | "default_lib": "small",
|
|
76 | 78 | "core": "Cortex-M0",
|
77 | 79 | "default_toolchain": "uARM",
|
78 | 80 | "extra_labels": ["NXP", "LPC11UXX", "LPC11U24_401"],
|
| 81 | + "macros": ["CMSIS_VECTAB_VIRTUAL", "CMSIS_VECTAB_VIRTUAL_HEADER_FILE=\"cmsis_nvic.h\""], |
79 | 82 | "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
|
80 | 83 | "detect_code": ["1040"],
|
81 | 84 | "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOCALFILESYSTEM", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SEMIHOST", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
|
|
94 | 97 | "inherits": ["LPCTarget"],
|
95 | 98 | "core": "Cortex-M0",
|
96 | 99 | "extra_labels": ["NXP", "LPC11UXX"],
|
| 100 | + "macros": ["CMSIS_VECTAB_VIRTUAL", "CMSIS_VECTAB_VIRTUAL_HEADER_FILE=\"cmsis_nvic.h\""], |
97 | 101 | "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "IAR"],
|
98 | 102 | "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "LOCALFILESYSTEM", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SEMIHOST", "SERIAL", "SLEEP", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
|
99 | 103 | "device_name": "LPC11U24FHI33/301"
|
|
103 | 107 | "core": "Cortex-M0",
|
104 | 108 | "default_toolchain": "uARM",
|
105 | 109 | "extra_labels": ["NXP", "LPC11UXX"],
|
| 110 | + "macros": ["CMSIS_VECTAB_VIRTUAL", "CMSIS_VECTAB_VIRTUAL_HEADER_FILE=\"cmsis_nvic.h\""], |
106 | 111 | "supported_toolchains": ["ARM", "uARM", "GCC_ARM"],
|
107 | 112 | "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
|
108 | 113 | "default_lib": "small",
|
|
120 | 125 | "core": "Cortex-M0",
|
121 | 126 | "default_toolchain": "uARM",
|
122 | 127 | "extra_labels": ["NXP", "LPC11UXX"],
|
| 128 | + "macros": ["CMSIS_VECTAB_VIRTUAL", "CMSIS_VECTAB_VIRTUAL_HEADER_FILE=\"cmsis_nvic.h\""], |
123 | 129 | "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
|
124 | 130 | "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
|
125 | 131 | "default_lib": "small",
|
|
131 | 137 | "core": "Cortex-M0",
|
132 | 138 | "default_toolchain": "uARM",
|
133 | 139 | "extra_labels": ["NXP", "LPC11UXX", "MCU_LPC11U35_501"],
|
| 140 | + "macros": ["CMSIS_VECTAB_VIRTUAL", "CMSIS_VECTAB_VIRTUAL_HEADER_FILE=\"cmsis_nvic.h\""], |
134 | 141 | "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
|
135 | 142 | "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
|
136 | 143 | "default_lib": "small",
|
|
142 | 149 | "core": "Cortex-M0",
|
143 | 150 | "default_toolchain": "uARM",
|
144 | 151 | "extra_labels": ["NXP", "LPC11UXX", "MCU_LPC11U35_501"],
|
| 152 | + "macros": ["CMSIS_VECTAB_VIRTUAL", "CMSIS_VECTAB_VIRTUAL_HEADER_FILE=\"cmsis_nvic.h\""], |
145 | 153 | "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
|
146 | 154 | "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
|
147 | 155 | "default_lib": "small",
|
|
155 | 163 | "core": "Cortex-M0",
|
156 | 164 | "default_toolchain": "uARM",
|
157 | 165 | "extra_labels": ["NXP", "LPC11UXX", "MCU_LPC11U35_501"],
|
| 166 | + "macros": ["CMSIS_VECTAB_VIRTUAL", "CMSIS_VECTAB_VIRTUAL_HEADER_FILE=\"cmsis_nvic.h\""], |
158 | 167 | "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
|
159 | 168 | "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
|
160 | 169 | "default_lib": "small",
|
|
165 | 174 | "core": "Cortex-M0",
|
166 | 175 | "default_toolchain": "uARM",
|
167 | 176 | "extra_labels": ["NXP", "LPC11UXX"],
|
| 177 | + "macros": ["CMSIS_VECTAB_VIRTUAL", "CMSIS_VECTAB_VIRTUAL_HEADER_FILE=\"cmsis_nvic.h\""], |
168 | 178 | "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
|
169 | 179 | "default_lib": "small",
|
170 | 180 | "device_name": "LPC11U37FBD64/501"
|
|
179 | 189 | "core": "Cortex-M0",
|
180 | 190 | "default_toolchain": "uARM",
|
181 | 191 | "extra_labels": ["NXP", "LPC11UXX", "LPC11U37_501"],
|
| 192 | + "macros": ["CMSIS_VECTAB_VIRTUAL", "CMSIS_VECTAB_VIRTUAL_HEADER_FILE=\"cmsis_nvic.h\""], |
182 | 193 | "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR", "IAR"],
|
183 | 194 | "inherits": ["LPCTarget"],
|
184 | 195 | "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
|
|
384 | 395 | "core": "Cortex-M0",
|
385 | 396 | "default_toolchain": "uARM",
|
386 | 397 | "extra_labels": ["NXP", "LPC11UXX"],
|
| 398 | + "macros": ["CMSIS_VECTAB_VIRTUAL", "CMSIS_VECTAB_VIRTUAL_HEADER_FILE=\"cmsis_nvic.h\""], |
387 | 399 | "supported_toolchains": ["ARM", "uARM", "GCC_ARM", "GCC_CR"],
|
388 | 400 | "inherits": ["LPCTarget"],
|
389 | 401 | "device_has": ["ANALOGIN", "ERROR_PATTERN", "I2C", "I2CSLAVE", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "SERIAL", "SLEEP", "SPI", "SPISLAVE"],
|
|
664 | 676 | "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
|
665 | 677 | "inherits": ["Target"],
|
666 | 678 | "detect_code": ["0725"],
|
667 |
| - "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"], |
| 679 | + "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2", "CMSIS_VECTAB_VIRTUAL", "CMSIS_VECTAB_VIRTUAL_HEADER_FILE=\"cmsis_nvic.h\""], |
668 | 680 | "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
|
669 | 681 | "default_lib": "small",
|
670 | 682 | "release_versions": ["2"],
|
|
678 | 690 | "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
|
679 | 691 | "inherits": ["Target"],
|
680 | 692 | "detect_code": ["0791"],
|
681 |
| - "macros": ["RTC_LSI=1", "TRANSACTION_QUEUE_SIZE_SPI=2"], |
| 693 | + "macros": ["RTC_LSI=1", "TRANSACTION_QUEUE_SIZE_SPI=2", "CMSIS_VECTAB_VIRTUAL", "CMSIS_VECTAB_VIRTUAL_HEADER_FILE=\"cmsis_nvic.h\""], |
682 | 694 | "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
|
683 | 695 | "default_lib": "small",
|
684 | 696 | "release_versions": ["2"],
|
|
692 | 704 | "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
|
693 | 705 | "inherits": ["Target"],
|
694 | 706 | "detect_code": ["0785"],
|
695 |
| - "macros": ["RTC_LSI=1", "TRANSACTION_QUEUE_SIZE_SPI=2"], |
| 707 | + "macros": ["RTC_LSI=1", "TRANSACTION_QUEUE_SIZE_SPI=2", "CMSIS_VECTAB_VIRTUAL", "CMSIS_VECTAB_VIRTUAL_HEADER_FILE=\"cmsis_nvic.h\""], |
696 | 708 | "device_has": ["ANALOGIN", "CAN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
|
697 | 709 | "default_lib": "small",
|
698 | 710 | "release_versions": ["2"],
|
|
706 | 718 | "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
|
707 | 719 | "inherits": ["Target"],
|
708 | 720 | "detect_code": ["0755"],
|
709 |
| - "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"], |
| 721 | + "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2", "CMSIS_VECTAB_VIRTUAL", "CMSIS_VECTAB_VIRTUAL_HEADER_FILE=\"cmsis_nvic.h\""], |
710 | 722 | "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
|
711 | 723 | "release_versions": ["2", "5"],
|
712 | 724 | "device_name": "STM32F070RB"
|
|
719 | 731 | "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
|
720 | 732 | "inherits": ["Target"],
|
721 | 733 | "detect_code": ["0730"],
|
722 |
| - "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"], |
| 734 | + "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2", "CMSIS_VECTAB_VIRTUAL", "CMSIS_VECTAB_VIRTUAL_HEADER_FILE=\"cmsis_nvic.h\""], |
723 | 735 | "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
|
724 | 736 | "release_versions": ["2", "5"],
|
725 | 737 | "device_name": "STM32F072RB"
|
|
732 | 744 | "supported_toolchains": ["ARM", "uARM", "IAR", "GCC_ARM"],
|
733 | 745 | "inherits": ["Target"],
|
734 | 746 | "detect_code": ["0750"],
|
735 |
| - "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"], |
| 747 | + "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2", "CMSIS_VECTAB_VIRTUAL", "CMSIS_VECTAB_VIRTUAL_HEADER_FILE=\"cmsis_nvic.h\""], |
736 | 748 | "device_has": ["ANALOGIN", "ANALOGOUT", "CAN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "LOWPOWERTIMER", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SERIAL_ASYNCH", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
|
737 | 749 | "release_versions": ["2", "5"],
|
738 | 750 | "device_name": "STM32F091RC"
|
|
1186 | 1198 | "default_toolchain": "ARM",
|
1187 | 1199 | "extra_labels": ["STM", "STM32F0", "STM32F051", "STM32F051R8"],
|
1188 | 1200 | "supported_toolchains": ["GCC_ARM"],
|
1189 |
| - "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2"], |
| 1201 | + "macros": ["TRANSACTION_QUEUE_SIZE_SPI=2", "CMSIS_VECTAB_VIRTUAL", "CMSIS_VECTAB_VIRTUAL_HEADER_FILE=\"cmsis_nvic.h\""], |
1190 | 1202 | "device_has": ["ANALOGIN", "I2C", "I2CSLAVE", "I2C_ASYNCH", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SERIAL_FC", "SLEEP", "SPI", "SPISLAVE", "SPI_ASYNCH", "STDIO_MESSAGES"],
|
1191 | 1203 | "device_name": "STM32F051R8"
|
1192 | 1204 | },
|
|
1458 | 1470 | "inherits": ["Target"],
|
1459 | 1471 | "core": "Cortex-M0",
|
1460 | 1472 | "OVERRIDE_BOOTLOADER_FILENAME": "nrf51822_bootloader.hex",
|
1461 |
| - "macros": ["NRF51", "TARGET_NRF51822"], |
| 1473 | + "macros": ["NRF51", "TARGET_NRF51822", "CMSIS_VECTAB_VIRTUAL", "CMSIS_VECTAB_VIRTUAL_HEADER_FILE=\"cmsis_nvic.h\""], |
1462 | 1474 | "MERGE_BOOTLOADER": false,
|
1463 | 1475 | "extra_labels": ["NORDIC", "MCU_NRF51", "MCU_NRF51822"],
|
1464 | 1476 | "OUTPUT_EXT": "hex",
|
|
1870 | 1882 | "core": "Cortex-M0",
|
1871 | 1883 | "supported_toolchains": ["ARM"],
|
1872 | 1884 | "extra_labels": ["ARM_SSG", "MPS2", "MPS2_M0"],
|
1873 |
| - "macros": ["CMSDK_CM0"], |
| 1885 | + "macros": ["CMSDK_CM0", "CMSIS_VECTAB_VIRTUAL", "CMSIS_VECTAB_VIRTUAL_HEADER_FILE=\"cmsis_nvic.h\""], |
1874 | 1886 | "device_has": ["AACI", "ANALOGIN", "CLCD", "ETHERNET", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "SERIAL", "SERIAL_FC", "SPI", "SPISLAVE", "TSC"],
|
1875 | 1887 | "release_versions": ["2"]
|
1876 | 1888 | },
|
|
2545 | 2557 | "supported_form_factors": ["ARDUINO"],
|
2546 | 2558 | "core": "Cortex-M0",
|
2547 | 2559 | "extra_labels": ["WIZNET", "W7500x", "WIZwiki_W7500"],
|
| 2560 | + "macros": ["CMSIS_VECTAB_VIRTUAL", "CMSIS_VECTAB_VIRTUAL_HEADER_FILE=\"cmsis_nvic.h\""], |
2548 | 2561 | "supported_toolchains": ["uARM", "ARM", "GCC_ARM", "IAR"],
|
2549 | 2562 | "inherits": ["Target"],
|
2550 | 2563 | "device_has": ["ANALOGIN", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
|
|
2554 | 2567 | "supported_form_factors": ["ARDUINO"],
|
2555 | 2568 | "core": "Cortex-M0",
|
2556 | 2569 | "extra_labels": ["WIZNET", "W7500x", "WIZwiki_W7500P"],
|
| 2570 | + "macros": ["CMSIS_VECTAB_VIRTUAL", "CMSIS_VECTAB_VIRTUAL_HEADER_FILE=\"cmsis_nvic.h\""], |
2557 | 2571 | "supported_toolchains": ["uARM", "ARM", "GCC_ARM", "IAR"],
|
2558 | 2572 | "inherits": ["Target"],
|
2559 | 2573 | "device_has": ["ANALOGIN", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
|
|
2563 | 2577 | "inherits": ["Target"],
|
2564 | 2578 | "core": "Cortex-M0",
|
2565 | 2579 | "extra_labels": ["WIZNET", "W7500x", "WIZwiki_W7500ECO"],
|
| 2580 | + "macros": ["CMSIS_VECTAB_VIRTUAL", "CMSIS_VECTAB_VIRTUAL_HEADER_FILE=\"cmsis_nvic.h\""], |
2566 | 2581 | "supported_toolchains": ["uARM", "ARM", "GCC_ARM", "IAR"],
|
2567 | 2582 | "device_has": ["ANALOGIN", "I2C", "INTERRUPTIN", "PORTIN", "PORTINOUT", "PORTOUT", "PWMOUT", "RTC", "SERIAL", "SPI", "SPISLAVE", "STDIO_MESSAGES"],
|
2568 | 2583 | "release_versions": ["2", "5"]
|
|
2886 | 2901 | "default_toolchain": "GCC_ARM",
|
2887 | 2902 | "supported_toolchains": ["GCC_ARM", "ARM", "IAR"],
|
2888 | 2903 | "extra_labels": ["ublox"],
|
2889 |
| - "macros": ["TARGET_PROCESSOR_FAMILY_BOUDICA", "BOUDICA_SARA", "NDEBUG=1"], |
| 2904 | + "macros": ["TARGET_PROCESSOR_FAMILY_BOUDICA", "BOUDICA_SARA", "NDEBUG=1", "CMSIS_VECTAB_VIRTUAL", "CMSIS_VECTAB_VIRTUAL_HEADER_FILE=\"cmsis_nvic.h\""], |
2890 | 2905 | "public": false,
|
2891 | 2906 | "target_overrides": {
|
2892 | 2907 | "*": {
|
|
0 commit comments