Skip to content

Commit 683e363

Browse files
committed
Update psoc6cm0p to 1.2.0.174
1 parent 4700a72 commit 683e363

File tree

14 files changed

+13677
-10102
lines changed

14 files changed

+13677
-10102
lines changed

targets/TARGET_Cypress/TARGET_PSOC6/psoc6cm0p/COMPONENT_CM0P_BLESS/psoc6_cm0p_bless.c

Lines changed: 6470 additions & 6469 deletions
Large diffs are not rendered by default.

targets/TARGET_Cypress/TARGET_PSOC6/psoc6cm0p/COMPONENT_CM0P_CRYPTO/psoc6_01_cm0p_crypto.c

Lines changed: 635 additions & 634 deletions
Large diffs are not rendered by default.

targets/TARGET_Cypress/TARGET_PSOC6/psoc6cm0p/COMPONENT_CM0P_CRYPTO/psoc6_02_cm0p_crypto.c

Lines changed: 627 additions & 626 deletions
Large diffs are not rendered by default.

targets/TARGET_Cypress/TARGET_PSOC6/psoc6cm0p/COMPONENT_CM0P_CRYPTO/psoc6_03_cm0p_crypto.c

Lines changed: 627 additions & 626 deletions
Large diffs are not rendered by default.

targets/TARGET_Cypress/TARGET_PSOC6/psoc6cm0p/COMPONENT_CM0P_CRYPTO/psoc6_04_cm0p_crypto.c

Lines changed: 627 additions & 626 deletions
Large diffs are not rendered by default.
Lines changed: 25 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,25 @@
1+
# PSoC 64 Cortex M0+ Secure prebuilt image (CM0P_SECURE)
2+
3+
### Overview
4+
5+
Secure prebuilt application image is required to be executed on the Cortex M0+ core of the PSoC 64 dual-core MCU.
6+
7+
Users of PSoC 64 Secure Boot devices have multi image boot scheme. In this case the Bootloader assumes 2 images are present in system - CM0p and CM4 in MCUBoot compatible format.
8+
9+
All applications developed for CM4 need to be combined with Secure CM0p prebuild image. This is a requirement of Secure Boot system architecture.
10+
11+
Secure prebuilt image executes the following steps:
12+
- Enable/Disable CM4 access port per provisioning details acquired from Secure Flashboot
13+
- Implement acquire procedure to enable programming and debugging if needed
14+
- Implement acquire window time adjustment per provisioning details
15+
- Set protection context to correspond User Application on CM4 level (per SAS on Secure Flashboot)
16+
- Starts the CM4 core from the default address of image ID 16's BOOT section as found in default device family policy file provided by `cysecuretools` package
17+
18+
### Usage
19+
20+
This image is used by default by all Cypress BSPs that target PSoC 64 Dual-Core MCU.
21+
22+
This image is integrated with development environments which support PSoC 64 chips.
23+
24+
---
25+
Copyright (c) Cypress Semiconductor Corporation, 2020.

targets/TARGET_Cypress/TARGET_PSOC6/psoc6cm0p/COMPONENT_CM0P_SECURE/psoc6_02_cm0p_secure.c

Lines changed: 1767 additions & 0 deletions
Large diffs are not rendered by default.

targets/TARGET_Cypress/TARGET_PSOC6/psoc6cm0p/COMPONENT_CM0P_SECURE/psoc6_03_cm0p_secure.c

Lines changed: 1767 additions & 0 deletions
Large diffs are not rendered by default.

targets/TARGET_Cypress/TARGET_PSOC6/psoc6cm0p/COMPONENT_CM0P_SLEEP/psoc6_01_cm0p_sleep.c

Lines changed: 283 additions & 282 deletions
Large diffs are not rendered by default.

targets/TARGET_Cypress/TARGET_PSOC6/psoc6cm0p/COMPONENT_CM0P_SLEEP/psoc6_02_cm0p_sleep.c

Lines changed: 280 additions & 279 deletions
Large diffs are not rendered by default.

0 commit comments

Comments
 (0)