@@ -390,11 +390,11 @@ HAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pDat
390
390
/* Check the parameters */
391
391
assert_param (IS_TIM_DMA_INSTANCE (htim -> Instance ));
392
392
393
- if (( htim -> State == HAL_TIM_STATE_BUSY ) )
393
+ if (htim -> State == HAL_TIM_STATE_BUSY )
394
394
{
395
395
return HAL_BUSY ;
396
396
}
397
- else if (( htim -> State == HAL_TIM_STATE_READY ) )
397
+ else if (htim -> State == HAL_TIM_STATE_READY )
398
398
{
399
399
if ((pData == 0 ) && (Length > 0 ))
400
400
{
@@ -784,11 +784,11 @@ HAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel
784
784
/* Check the parameters */
785
785
assert_param (IS_TIM_CCX_INSTANCE (htim -> Instance , Channel ));
786
786
787
- if (( htim -> State == HAL_TIM_STATE_BUSY ) )
787
+ if (htim -> State == HAL_TIM_STATE_BUSY )
788
788
{
789
789
return HAL_BUSY ;
790
790
}
791
- else if (( htim -> State == HAL_TIM_STATE_READY ) )
791
+ else if (htim -> State == HAL_TIM_STATE_READY )
792
792
{
793
793
if (((uint32_t )pData == 0U ) && (Length > 0U ))
794
794
{
@@ -1294,11 +1294,11 @@ HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channe
1294
1294
/* Check the parameters */
1295
1295
assert_param (IS_TIM_CCX_INSTANCE (htim -> Instance , Channel ));
1296
1296
1297
- if (( htim -> State == HAL_TIM_STATE_BUSY ) )
1297
+ if (htim -> State == HAL_TIM_STATE_BUSY )
1298
1298
{
1299
1299
return HAL_BUSY ;
1300
1300
}
1301
- else if (( htim -> State == HAL_TIM_STATE_READY ) )
1301
+ else if (htim -> State == HAL_TIM_STATE_READY )
1302
1302
{
1303
1303
if (((uint32_t )pData == 0U ) && (Length > 0U ))
1304
1304
{
@@ -1777,11 +1777,11 @@ HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel
1777
1777
assert_param (IS_TIM_CCX_INSTANCE (htim -> Instance , Channel ));
1778
1778
assert_param (IS_TIM_DMA_CC_INSTANCE (htim -> Instance ));
1779
1779
1780
- if (( htim -> State == HAL_TIM_STATE_BUSY ) )
1780
+ if (htim -> State == HAL_TIM_STATE_BUSY )
1781
1781
{
1782
1782
return HAL_BUSY ;
1783
1783
}
1784
- else if (( htim -> State == HAL_TIM_STATE_READY ) )
1784
+ else if (htim -> State == HAL_TIM_STATE_READY )
1785
1785
{
1786
1786
if ((pData == 0U ) && (Length > 0U ))
1787
1787
{
@@ -2592,11 +2592,11 @@ HAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Ch
2592
2592
/* Check the parameters */
2593
2593
assert_param (IS_TIM_DMA_CC_INSTANCE (htim -> Instance ));
2594
2594
2595
- if (( htim -> State == HAL_TIM_STATE_BUSY ) )
2595
+ if (htim -> State == HAL_TIM_STATE_BUSY )
2596
2596
{
2597
2597
return HAL_BUSY ;
2598
2598
}
2599
- else if (( htim -> State == HAL_TIM_STATE_READY ) )
2599
+ else if (htim -> State == HAL_TIM_STATE_READY )
2600
2600
{
2601
2601
if ((((pData1 == 0U ) || (pData2 == 0U ) )) && (Length > 0U ))
2602
2602
{
@@ -3386,11 +3386,11 @@ HAL_StatusTypeDef HAL_TIM_DMABurst_MultiWriteStart(TIM_HandleTypeDef *htim, uint
3386
3386
assert_param (IS_TIM_DMA_LENGTH (BurstLength ));
3387
3387
assert_param (IS_TIM_DMA_DATA_LENGTH (DataLength ));
3388
3388
3389
- if (( htim -> State == HAL_TIM_STATE_BUSY ) )
3389
+ if (htim -> State == HAL_TIM_STATE_BUSY )
3390
3390
{
3391
3391
return HAL_BUSY ;
3392
3392
}
3393
- else if (( htim -> State == HAL_TIM_STATE_READY ) )
3393
+ else if (htim -> State == HAL_TIM_STATE_READY )
3394
3394
{
3395
3395
if ((BurstBuffer == 0U ) && (BurstLength > 0U ))
3396
3396
{
@@ -3656,11 +3656,11 @@ HAL_StatusTypeDef HAL_TIM_DMABurst_MultiReadStart(TIM_HandleTypeDef *htim, uint3
3656
3656
assert_param (IS_TIM_DMA_LENGTH (BurstLength ));
3657
3657
assert_param (IS_TIM_DMA_DATA_LENGTH (DataLength ));
3658
3658
3659
- if (( htim -> State == HAL_TIM_STATE_BUSY ) )
3659
+ if (htim -> State == HAL_TIM_STATE_BUSY )
3660
3660
{
3661
3661
return HAL_BUSY ;
3662
3662
}
3663
- else if (( htim -> State == HAL_TIM_STATE_READY ) )
3663
+ else if (htim -> State == HAL_TIM_STATE_READY )
3664
3664
{
3665
3665
if ((BurstBuffer == 0U ) && (BurstLength > 0U ))
3666
3666
{
0 commit comments