@@ -387,11 +387,11 @@ HAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pDat
387
387
/* Check the parameters */
388
388
assert_param (IS_TIM_DMA_INSTANCE (htim -> Instance ));
389
389
390
- if (( htim -> State == HAL_TIM_STATE_BUSY ) )
390
+ if (htim -> State == HAL_TIM_STATE_BUSY )
391
391
{
392
392
return HAL_BUSY ;
393
393
}
394
- else if (( htim -> State == HAL_TIM_STATE_READY ) )
394
+ else if (htim -> State == HAL_TIM_STATE_READY )
395
395
{
396
396
if ((pData == 0U ) && (Length > 0U ))
397
397
{
@@ -781,11 +781,11 @@ HAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel
781
781
/* Check the parameters */
782
782
assert_param (IS_TIM_CCX_INSTANCE (htim -> Instance , Channel ));
783
783
784
- if (( htim -> State == HAL_TIM_STATE_BUSY ) )
784
+ if (htim -> State == HAL_TIM_STATE_BUSY )
785
785
{
786
786
return HAL_BUSY ;
787
787
}
788
- else if (( htim -> State == HAL_TIM_STATE_READY ) )
788
+ else if (htim -> State == HAL_TIM_STATE_READY )
789
789
{
790
790
if (((uint32_t )pData == 0U ) && (Length > 0U ))
791
791
{
@@ -1291,11 +1291,11 @@ HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channe
1291
1291
/* Check the parameters */
1292
1292
assert_param (IS_TIM_CCX_INSTANCE (htim -> Instance , Channel ));
1293
1293
1294
- if (( htim -> State == HAL_TIM_STATE_BUSY ) )
1294
+ if (htim -> State == HAL_TIM_STATE_BUSY )
1295
1295
{
1296
1296
return HAL_BUSY ;
1297
1297
}
1298
- else if (( htim -> State == HAL_TIM_STATE_READY ) )
1298
+ else if (htim -> State == HAL_TIM_STATE_READY )
1299
1299
{
1300
1300
if (((uint32_t )pData == 0U ) && (Length > 0U ))
1301
1301
{
@@ -1774,11 +1774,11 @@ HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel
1774
1774
assert_param (IS_TIM_CCX_INSTANCE (htim -> Instance , Channel ));
1775
1775
assert_param (IS_TIM_DMA_CC_INSTANCE (htim -> Instance ));
1776
1776
1777
- if (( htim -> State == HAL_TIM_STATE_BUSY ) )
1777
+ if (htim -> State == HAL_TIM_STATE_BUSY )
1778
1778
{
1779
1779
return HAL_BUSY ;
1780
1780
}
1781
- else if (( htim -> State == HAL_TIM_STATE_READY ) )
1781
+ else if (htim -> State == HAL_TIM_STATE_READY )
1782
1782
{
1783
1783
if ((pData == 0U ) && (Length > 0U ))
1784
1784
{
@@ -2589,11 +2589,11 @@ HAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Ch
2589
2589
/* Check the parameters */
2590
2590
assert_param (IS_TIM_DMA_CC_INSTANCE (htim -> Instance ));
2591
2591
2592
- if (( htim -> State == HAL_TIM_STATE_BUSY ) )
2592
+ if (htim -> State == HAL_TIM_STATE_BUSY )
2593
2593
{
2594
2594
return HAL_BUSY ;
2595
2595
}
2596
- else if (( htim -> State == HAL_TIM_STATE_READY ) )
2596
+ else if (htim -> State == HAL_TIM_STATE_READY )
2597
2597
{
2598
2598
if ((((pData1 == 0U ) || (pData2 == 0U ) )) && (Length > 0U ))
2599
2599
{
@@ -3396,11 +3396,11 @@ HAL_StatusTypeDef HAL_TIM_DMABurst_MultiWriteStart(TIM_HandleTypeDef *htim, uint
3396
3396
assert_param (IS_TIM_DMA_LENGTH (BurstLength ));
3397
3397
assert_param (IS_TIM_DMA_DATA_LENGTH (DataLength ));
3398
3398
3399
- if (( htim -> State == HAL_TIM_STATE_BUSY ) )
3399
+ if (htim -> State == HAL_TIM_STATE_BUSY )
3400
3400
{
3401
3401
return HAL_BUSY ;
3402
3402
}
3403
- else if (( htim -> State == HAL_TIM_STATE_READY ) )
3403
+ else if (htim -> State == HAL_TIM_STATE_READY )
3404
3404
{
3405
3405
if ((BurstBuffer == 0U ) && (BurstLength > 0U ))
3406
3406
{
@@ -3666,11 +3666,11 @@ HAL_StatusTypeDef HAL_TIM_DMABurst_MultiReadStart(TIM_HandleTypeDef *htim, uint3
3666
3666
assert_param (IS_TIM_DMA_LENGTH (BurstLength ));
3667
3667
assert_param (IS_TIM_DMA_DATA_LENGTH (DataLength ));
3668
3668
3669
- if (( htim -> State == HAL_TIM_STATE_BUSY ) )
3669
+ if (htim -> State == HAL_TIM_STATE_BUSY )
3670
3670
{
3671
3671
return HAL_BUSY ;
3672
3672
}
3673
- else if (( htim -> State == HAL_TIM_STATE_READY ) )
3673
+ else if (htim -> State == HAL_TIM_STATE_READY )
3674
3674
{
3675
3675
if ((BurstBuffer == 0U ) && (BurstLength > 0U ))
3676
3676
{
0 commit comments