Skip to content

Commit 9d5617c

Browse files
committed
crash data support for NUC472 with armcc
1 parent 3769ec4 commit 9d5617c

File tree

2 files changed

+10
-0
lines changed
  • targets/TARGET_NUVOTON/TARGET_NUC472/device
    • TOOLCHAIN_ARM_MICRO/TARGET_NU_XRAM_SUPPORTED
    • TOOLCHAIN_ARM_STD/TARGET_NU_XRAM_SUPPORTED

2 files changed

+10
-0
lines changed

targets/TARGET_NUVOTON/TARGET_NUC472/device/TOOLCHAIN_ARM_MICRO/TARGET_NU_XRAM_SUPPORTED/NUC472.sct

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -47,6 +47,9 @@ LR_IROM1 MBED_APP_START MBED_APP_SIZE {
4747
ER_IRAMVEC AlignExpr(+0, 1024) EMPTY VECTOR_SIZE { ; Reserve for vectors
4848
}
4949

50+
RW_m_crash_data AlignExpr(+0, 0x100) EMPTY 0x100 { ; Reserve for crash data storage
51+
}
52+
5053
RW_IRAM1 AlignExpr(+0, 16) { ; 16 byte-aligned
5154
.ANY (+RW +ZI)
5255
}

targets/TARGET_NUVOTON/TARGET_NUC472/device/TOOLCHAIN_ARM_STD/TARGET_NU_XRAM_SUPPORTED/NUC472.sct

Lines changed: 7 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -31,6 +31,13 @@ LR_IROM1 MBED_APP_START {
3131
ER_IRAMVEC AlignExpr(+0, 1024) EMPTY (4*(16 + 142)) { ; Reserve for vectors
3232
}
3333

34+
RW_m_crash_data AlignExpr(+0, 0x100) EMPTY 0x100 { ; Reserve for crash data storage
35+
}
36+
37+
RW_IRAM1 AlignExpr(+0, 16) { ; 16 byte-aligned
38+
.ANY (+RW +ZI)
39+
}
40+
3441
RW_IRAM1 AlignExpr(+0, 16) { ; 16 byte-aligned
3542
.ANY (+RW +ZI)
3643
}

0 commit comments

Comments
 (0)