@@ -34,14 +34,14 @@ extern void SetSysClock(void);
34
34
35
35
#if MBED_CONF_TARGET_LSE_AVAILABLE
36
36
37
- #if defined( STM32F410Tx ) || defined( STM32F410Cx ) || defined( STM32F410Rx ) || defined( STM32F411xE ) || defined( STM32F446xx ) || defined( STM32F469xx ) || defined( STM32F479xx ) || defined( STM32F412Zx ) || \
38
- defined( STM32F412Vx ) || defined( STM32F412Rx ) || defined( STM32F412Cx ) || defined( STM32F413xx ) || defined( STM32F423xx )
37
+ // set defaults for LSE drive load level, with exception for F4_g2 MCU
38
+ #ifdef RCC_LSE_HIGHDRIVE_MODE
39
39
# if MBED_CONF_TARGET_LSE_DRIVE_LOAD_LEVEL
40
40
# define LSE_DRIVE_LOAD_LEVEL MBED_CONF_TARGET_LSE_DRIVE_LOAD_LEVEL
41
41
# else
42
42
# define LSE_DRIVE_LOAD_LEVEL RCC_LSE_HIGHDRIVE_MODE
43
43
# endif
44
- #else // defined(STM32F4xx)
44
+ #else
45
45
# if MBED_CONF_TARGET_LSE_DRIVE_LOAD_LEVEL
46
46
# define LSE_DRIVE_LOAD_LEVEL MBED_CONF_TARGET_LSE_DRIVE_LOAD_LEVEL
47
47
# else
@@ -80,13 +80,12 @@ static void LSEDriveConfig(void) {
80
80
}
81
81
82
82
// set LSE drive level. Exception only for F4_g2 series
83
- #if defined(STM32F410Tx ) || defined(STM32F410Cx ) || defined(STM32F410Rx ) || defined(STM32F411xE ) || defined(STM32F446xx ) || defined(STM32F469xx ) || defined(STM32F479xx ) || defined(STM32F412Zx ) || \
84
- defined(STM32F412Vx ) || defined(STM32F412Rx ) || defined(STM32F412Cx ) || defined(STM32F413xx ) || defined(STM32F423xx )
85
- HAL_RCCEx_SelectLSEMode (LSE_DRIVE_LOAD_LEVEL );
86
- #else
87
83
HAL_PWR_EnableBkUpAccess ();
88
- __HAL_RCC_LSEDRIVE_CONFIG (LSE_DRIVE_LOAD_LEVEL );
89
- #endif
84
+ #ifdef __HAL_RCC_LSEDRIVE_CONFIG
85
+ __HAL_RCC_LSEDRIVE_CONFIG (LSE_DRIVE_LOAD_LEVEL );
86
+ #else
87
+ HAL_RCCEx_SelectLSEMode (LSE_DRIVE_LOAD_LEVEL );
88
+ #endif
90
89
}
91
90
#endif // MBED_CONF_TARGET_LSE_AVAILABLE
92
91
0 commit comments