Skip to content

Commit af5abae

Browse files
dustin-crossmandustin-crossman
committed
Updated cypress target code with latest configurator and PDL
library (1.4.0).
1 parent c374f52 commit af5abae

File tree

64 files changed

+77
-119
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

64 files changed

+77
-119
lines changed

‎targets/TARGET_Cypress/TARGET_PSOC6/TARGET_CY8CKIT_062S2_43012/cybsp.c

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -85,7 +85,7 @@ cy_rslt_t cybsp_init(void)
8585
cy_rslt_t result = CY_RSLT_SUCCESS;
8686
#endif
8787

88-
#if defined(COMPONENT_BSP_DESIGN_MODUS)
88+
#if defined(COMPONENT_BSP_DESIGN_MODUS) || defined(COMPONENT_CUSTOM_DESIGN_MODUS)
8989
init_cycfg_all();
9090
#endif
9191

‎targets/TARGET_Cypress/TARGET_PSOC6/TARGET_CY8CKIT_062S2_43012/cybsp.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -26,7 +26,7 @@
2626

2727
#include "cy_result.h"
2828
#include "cybsp_types.h"
29-
#if defined(COMPONENT_BSP_DESIGN_MODUS)
29+
#if defined(COMPONENT_BSP_DESIGN_MODUS) || defined(COMPONENT_CUSTOM_DESIGN_MODUS)
3030
#include "cycfg.h"
3131
#endif
3232
#if defined(CYBSP_WIFI_CAPABLE) && defined(CY_USING_HAL)

‎targets/TARGET_Cypress/TARGET_PSOC6/TARGET_CY8CKIT_062_BLE/cybsp.c

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -85,7 +85,7 @@ cy_rslt_t cybsp_init(void)
8585
cy_rslt_t result = CY_RSLT_SUCCESS;
8686
#endif
8787

88-
#if defined(COMPONENT_BSP_DESIGN_MODUS)
88+
#if defined(COMPONENT_BSP_DESIGN_MODUS) || defined(COMPONENT_CUSTOM_DESIGN_MODUS)
8989
init_cycfg_all();
9090
#endif
9191

‎targets/TARGET_Cypress/TARGET_PSOC6/TARGET_CY8CKIT_062_BLE/cybsp.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -26,7 +26,7 @@
2626

2727
#include "cy_result.h"
2828
#include "cybsp_types.h"
29-
#if defined(COMPONENT_BSP_DESIGN_MODUS)
29+
#if defined(COMPONENT_BSP_DESIGN_MODUS) || defined(COMPONENT_CUSTOM_DESIGN_MODUS)
3030
#include "cycfg.h"
3131
#endif
3232
#if defined(CYBSP_WIFI_CAPABLE) && defined(CY_USING_HAL)

‎targets/TARGET_Cypress/TARGET_PSOC6/TARGET_CY8CKIT_062_WIFI_BT/cybsp.c

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -85,7 +85,7 @@ cy_rslt_t cybsp_init(void)
8585
cy_rslt_t result = CY_RSLT_SUCCESS;
8686
#endif
8787

88-
#if defined(COMPONENT_BSP_DESIGN_MODUS)
88+
#if defined(COMPONENT_BSP_DESIGN_MODUS) || defined(COMPONENT_CUSTOM_DESIGN_MODUS)
8989
init_cycfg_all();
9090
#endif
9191

‎targets/TARGET_Cypress/TARGET_PSOC6/TARGET_CY8CKIT_062_WIFI_BT/cybsp.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -26,7 +26,7 @@
2626

2727
#include "cy_result.h"
2828
#include "cybsp_types.h"
29-
#if defined(COMPONENT_BSP_DESIGN_MODUS)
29+
#if defined(COMPONENT_BSP_DESIGN_MODUS) || defined(COMPONENT_CUSTOM_DESIGN_MODUS)
3030
#include "cycfg.h"
3131
#endif
3232
#if defined(CYBSP_WIFI_CAPABLE) && defined(CY_USING_HAL)

‎targets/TARGET_Cypress/TARGET_PSOC6/TARGET_CY8CKIT_064S2_4343W/cybsp.c

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -85,7 +85,7 @@ cy_rslt_t cybsp_init(void)
8585
cy_rslt_t result = CY_RSLT_SUCCESS;
8686
#endif
8787

88-
#if defined(COMPONENT_BSP_DESIGN_MODUS)
88+
#if defined(COMPONENT_BSP_DESIGN_MODUS) || defined(COMPONENT_CUSTOM_DESIGN_MODUS)
8989
init_cycfg_all();
9090
#endif
9191

‎targets/TARGET_Cypress/TARGET_PSOC6/TARGET_CY8CKIT_064S2_4343W/cybsp.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -26,7 +26,7 @@
2626

2727
#include "cy_result.h"
2828
#include "cybsp_types.h"
29-
#if defined(COMPONENT_BSP_DESIGN_MODUS)
29+
#if defined(COMPONENT_BSP_DESIGN_MODUS) || defined(COMPONENT_CUSTOM_DESIGN_MODUS)
3030
#include "cycfg.h"
3131
#endif
3232
#if defined(CYBSP_WIFI_CAPABLE) && defined(CY_USING_HAL)

‎targets/TARGET_Cypress/TARGET_PSOC6/TARGET_CY8CPROTO_062S3_4343W/COMPONENT_BSP_DESIGN_MODUS/GeneratedSource/cycfg.c

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -5,7 +5,7 @@
55
* Wrapper function to initialize all generated code.
66
* This file was automatically generated and should not be modified.
77
* Device Configurator: 2.0.0.1483
8-
* Device Support Library (../../../psoc6pdl): 1.3.1.1499
8+
* Device Support Library (../../../../output/libs/COMPONENT_PSOC6/psoc6pdl): 1.4.0.1889
99
*
1010
********************************************************************************
1111
* Copyright 2017-2019 Cypress Semiconductor Corporation

‎targets/TARGET_Cypress/TARGET_PSOC6/TARGET_CY8CPROTO_062S3_4343W/COMPONENT_BSP_DESIGN_MODUS/GeneratedSource/cycfg.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -5,7 +5,7 @@
55
* Simple wrapper header containing all generated files.
66
* This file was automatically generated and should not be modified.
77
* Device Configurator: 2.0.0.1483
8-
* Device Support Library (../../../psoc6pdl): 1.3.1.1499
8+
* Device Support Library (../../../../output/libs/COMPONENT_PSOC6/psoc6pdl): 1.4.0.1889
99
*
1010
********************************************************************************
1111
* Copyright 2017-2019 Cypress Semiconductor Corporation

0 commit comments

Comments
 (0)