TARGET_STM: Remove timeout on HSEM.

ABOSTM · ABOSTM · commit affe7113effc · 2019-11-27T14:25:43.000+01:00
With tickless mechanism hsem can be used for quite a long time
(time to set up PLL clock).
Also, if hsem is held to long, then this is not the current core which is faulty,
but probably the other (the one which hold the HSEM)
diff --git a/features/mbedtls/targets/TARGET_STM/TARGET_STM32L4/aes_alt.c b/features/mbedtls/targets/TARGET_STM/TARGET_STM32L4/aes_alt.c
@@ -93,8 +93,7 @@ void mbedtls_aes_free(mbedtls_aes_context *ctx)
         return;
     }
 #if defined(DUAL_CORE)
-    uint32_t timeout = HSEM_TIMEOUT;
-    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID) && (--timeout != 0)) {
+    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID)) {
     }
 #endif /* DUAL_CORE */
     /* Force the CRYP Periheral Clock Reset */
diff --git a/targets/TARGET_STM/TARGET_STM32H7/analogin_device.c b/targets/TARGET_STM/TARGET_STM32H7/analogin_device.c
@@ -89,8 +89,7 @@ void analogin_init(analogin_t *obj, PinName pin)
     PeriphClkInitStruct.AdcClockSelection    = RCC_ADCCLKSOURCE_CLKP;
     PeriphClkInitStruct.PLL2.PLL2P           = 4;
 #if defined(DUAL_CORE)
-    uint32_t timeout = HSEM_TIMEOUT;
-    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID) && (--timeout != 0)) {
+    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID)) {
     }
 #endif /* DUAL_CORE */
     HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
diff --git a/targets/TARGET_STM/TARGET_STM32H7/flash_api.c b/targets/TARGET_STM/TARGET_STM32H7/flash_api.c
@@ -28,8 +28,7 @@ static uint32_t GetSectorBase(uint32_t SectorId, uint32_t BanksId);
 int32_t flash_init(flash_t *obj)
 {
 #if defined(DUAL_CORE)
-    uint32_t timeout = HSEM_TIMEOUT;
-    while (LL_HSEM_1StepLock(HSEM, CFG_HW_FLASH_SEMID) && (--timeout != 0)) {
+    while (LL_HSEM_1StepLock(HSEM, CFG_HW_FLASH_SEMID)) {
     }
 #endif /* DUAL_CORE */
     /* Clear pending flags (if any) */
@@ -58,8 +57,7 @@ int32_t flash_erase_sector(flash_t *obj, uint32_t address)
     }
 
 #if defined(DUAL_CORE)
-    uint32_t timeout = HSEM_TIMEOUT;
-    while (LL_HSEM_1StepLock(HSEM, CFG_HW_FLASH_SEMID) && (--timeout != 0)) {
+    while (LL_HSEM_1StepLock(HSEM, CFG_HW_FLASH_SEMID)) {
     }
 #endif /* DUAL_CORE */
     if (HAL_FLASH_Unlock() != HAL_OK) {
@@ -121,8 +119,7 @@ int32_t flash_program_page(flash_t *obj, uint32_t address, const uint8_t *data,
     }
 
 #if defined(DUAL_CORE)
-    uint32_t timeout = HSEM_TIMEOUT;
-    while (LL_HSEM_1StepLock(HSEM, CFG_HW_FLASH_SEMID) && (--timeout != 0)) {
+    while (LL_HSEM_1StepLock(HSEM, CFG_HW_FLASH_SEMID)) {
     }
 #endif /* DUAL_CORE */
     if (HAL_FLASH_Unlock() != HAL_OK) {
diff --git a/targets/TARGET_STM/TARGET_STM32H7/pin_device.h b/targets/TARGET_STM/TARGET_STM32H7/pin_device.h
@@ -45,8 +45,7 @@ static inline void stm_pin_DisconnectDebug(PinName pin)
 static inline void stm_pin_PullConfig(GPIO_TypeDef *gpio, uint32_t ll_pin, uint32_t pull_config)
 {
 #if defined(DUAL_CORE)
-    uint32_t timeout = HSEM_TIMEOUT;
-    while (LL_HSEM_1StepLock(HSEM, CFG_HW_GPIO_SEMID) && (--timeout != 0)) {
+    while (LL_HSEM_1StepLock(HSEM, CFG_HW_GPIO_SEMID)) {
     }
 #endif /* DUAL_CORE */
 
@@ -72,8 +71,7 @@ static inline void stm_pin_SetAFPin(GPIO_TypeDef *gpio, PinName pin, uint32_t af
     uint32_t ll_pin  = ll_pin_defines[STM_PIN(pin)];
 
 #if defined(DUAL_CORE)
-    uint32_t timeout = HSEM_TIMEOUT;
-    while (LL_HSEM_1StepLock(HSEM, CFG_HW_GPIO_SEMID) && (--timeout != 0)) {
+    while (LL_HSEM_1StepLock(HSEM, CFG_HW_GPIO_SEMID)) {
     }
 #endif /* DUAL_CORE */
 
diff --git a/targets/TARGET_STM/can_api.c b/targets/TARGET_STM/can_api.c
@@ -91,8 +91,7 @@ void can_init_freq(can_t *obj, PinName rd, PinName td, int hz)
     RCC_PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
     RCC_PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL; // 10 MHz (RCC_OscInitStruct.PLL.PLLQ = 80)
 #if defined(DUAL_CORE)
-    uint32_t timeout = HSEM_TIMEOUT;
-    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID) && (--timeout != 0)) {
+    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID)) {
     }
 #endif /* DUAL_CORE */
     if (HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphClkInit) != HAL_OK) {
@@ -190,8 +189,7 @@ void can_irq_free(can_t *obj)
 void can_free(can_t *obj)
 {
 #if defined(DUAL_CORE)
-    uint32_t timeout = HSEM_TIMEOUT;
-    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID) && (--timeout != 0)) {
+    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID)) {
     }
 #endif /* DUAL_CORE */
     __HAL_RCC_FDCAN_FORCE_RESET();
@@ -638,8 +636,7 @@ void can_free(can_t *obj)
 {
     CANName can = (CANName) obj->CanHandle.Instance;
 #if defined(DUAL_CORE)
-    uint32_t timeout = HSEM_TIMEOUT;
-    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID) && (--timeout != 0)) {
+    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID)) {
     }
 #endif /* DUAL_CORE */
     // Reset CAN and disable clock
diff --git a/targets/TARGET_STM/gpio_api.c b/targets/TARGET_STM/gpio_api.c
@@ -156,8 +156,7 @@ void gpio_mode(gpio_t *obj, PinMode mode)
 inline void gpio_dir(gpio_t *obj, PinDirection direction)
 {
 #if defined(DUAL_CORE)
-    uint32_t timeout = HSEM_TIMEOUT;
-    while (LL_HSEM_1StepLock(HSEM, CFG_HW_GPIO_SEMID) && (--timeout != 0)) {
+    while (LL_HSEM_1StepLock(HSEM, CFG_HW_GPIO_SEMID)) {
     }
 #endif /* DUAL_CORE */
 
diff --git a/targets/TARGET_STM/gpio_object.h b/targets/TARGET_STM/gpio_object.h
@@ -58,8 +58,7 @@ typedef struct {
 static inline void gpio_write(gpio_t *obj, int value)
 {
 #if defined(DUAL_CORE)
-    uint32_t timeout = HSEM_TIMEOUT;
-    while (LL_HSEM_1StepLock(HSEM, CFG_HW_GPIO_SEMID) && (--timeout != 0)) {
+    while (LL_HSEM_1StepLock(HSEM, CFG_HW_GPIO_SEMID)) {
     }
 #endif /* DUAL_CORE */
 
diff --git a/targets/TARGET_STM/i2c_api.c b/targets/TARGET_STM/i2c_api.c
@@ -215,8 +215,7 @@ void i2c_hw_reset(i2c_t *obj)
     timeout = BYTE_TIMEOUT;
     while ((__HAL_I2C_GET_FLAG(handle, I2C_FLAG_BUSY)) && (--timeout != 0));
 #if defined(DUAL_CORE)
-    timeout = HSEM_TIMEOUT;
-    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID) && (--timeout != 0)) {
+    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID)) {
     }
 #endif /* DUAL_CORE */
 #if defined I2C1_BASE
@@ -422,8 +421,7 @@ void i2c_frequency(i2c_t *obj, int hz)
 
     /*##-1- Configure the I2C clock source. The clock is derived from the SYSCLK #*/
 #if defined(DUAL_CORE)
-    timeout = HSEM_TIMEOUT;
-    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID) && (--timeout != 0)) {
+    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID)) {
     }
 #endif /* DUAL_CORE */
 #if defined(I2C1_BASE) && defined (__HAL_RCC_I2C1_CONFIG)
diff --git a/targets/TARGET_STM/lp_ticker.c b/targets/TARGET_STM/lp_ticker.c
@@ -205,8 +205,7 @@ void lp_ticker_init(void)
 
 #endif /* MBED_CONF_TARGET_LSE_AVAILABLE */
 #if defined(DUAL_CORE)
-    uint32_t timeout = HSEM_TIMEOUT;
-    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID) && (--timeout != 0)) {
+    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID)) {
     }
 #endif /* DUAL_CORE */
     if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
diff --git a/targets/TARGET_STM/pinmap.c b/targets/TARGET_STM/pinmap.c
@@ -81,8 +81,7 @@ void pin_function(PinName pin, int data)
     if (mode == STM_PIN_OUTPUT) {
 #endif
 #if defined(DUAL_CORE)
-        uint32_t timeout = HSEM_TIMEOUT;
-        while (LL_HSEM_1StepLock(HSEM, CFG_HW_GPIO_SEMID) && (--timeout != 0)) {
+        while (LL_HSEM_1StepLock(HSEM, CFG_HW_GPIO_SEMID)) {
         }
 #endif /* DUAL_CORE */
         switch (speed) {
@@ -126,7 +125,7 @@ void pin_function(PinName pin, int data)
     }
 
 #if defined(DUAL_CORE)
-    while (LL_HSEM_1StepLock(HSEM, CFG_HW_GPIO_SEMID) && (--timeout != 0)) {
+    while (LL_HSEM_1StepLock(HSEM, CFG_HW_GPIO_SEMID)) {
     }
 #endif /* DUAL_CORE */
 
@@ -172,8 +171,7 @@ void pin_mode(PinName pin, PinMode mode)
     GPIO_TypeDef *gpio = Set_GPIO_Clock(port_index);
 
 #if defined(DUAL_CORE)
-    uint32_t timeout = HSEM_TIMEOUT;
-    while (LL_HSEM_1StepLock(HSEM, CFG_HW_GPIO_SEMID) && (--timeout != 0)) {
+    while (LL_HSEM_1StepLock(HSEM, CFG_HW_GPIO_SEMID)) {
     }
 #endif /* DUAL_CORE */
 
diff --git a/targets/TARGET_STM/qspi_api.c b/targets/TARGET_STM/qspi_api.c
@@ -499,8 +499,7 @@ qspi_status_t qspi_init(qspi_t *obj, PinName io0, PinName io1, PinName io2, PinN
 
     // Reset QSPI
 #if defined(DUAL_CORE)
-    uint32_t timeout = HSEM_TIMEOUT;
-    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID) && (--timeout != 0)) {
+    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID)) {
     }
 #endif /* DUAL_CORE */
     __HAL_RCC_QSPI_FORCE_RESET();
@@ -607,8 +606,7 @@ qspi_status_t qspi_free(qspi_t *obj)
 
     // Reset QSPI
 #if defined(DUAL_CORE)
-    uint32_t timeout = HSEM_TIMEOUT;
-    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID) && (--timeout != 0)) {
+    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID)) {
     }
 #endif /* DUAL_CORE */
     __HAL_RCC_QSPI_FORCE_RESET();
diff --git a/targets/TARGET_STM/rtc_api.c b/targets/TARGET_STM/rtc_api.c
@@ -59,8 +59,7 @@ void rtc_init(void)
     HAL_PWR_EnableBkUpAccess();
 
 #if defined(DUAL_CORE)
-    uint32_t timeout = HSEM_TIMEOUT;
-    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID) && (--timeout != 0)) {
+    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID)) {
     }
 #endif /* DUAL_CORE */
 #if MBED_CONF_TARGET_LSE_AVAILABLE
diff --git a/targets/TARGET_STM/serial_api.c b/targets/TARGET_STM/serial_api.c
@@ -211,8 +211,7 @@ void serial_free(serial_t *obj)
 
     // Reset UART and disable clock
 #if defined(DUAL_CORE)
-    uint32_t timeout = HSEM_TIMEOUT;
-    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID) && (--timeout != 0)) {
+    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID)) {
     }
 #endif /* DUAL_CORE */
 #if defined(USART1_BASE)
@@ -365,8 +364,7 @@ void serial_baud(serial_t *obj, int baudrate)
                 RCC_OscInitStruct.LSEState       = RCC_LSE_ON;
                 RCC_OscInitStruct.PLL.PLLState   = RCC_PLL_OFF;
 #if defined(DUAL_CORE)
-                uint32_t timeout = HSEM_TIMEOUT;
-                while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID) && (--timeout != 0)) {
+                while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID)) {
                 }
 #endif /* DUAL_CORE */
                 HAL_RCC_OscConfig(&RCC_OscInitStruct);
@@ -377,8 +375,7 @@ void serial_baud(serial_t *obj, int baudrate)
             // Keep it to verify if HAL_RCC_OscConfig didn't exit with a timeout
             if (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY)) {
 #if defined(DUAL_CORE)
-                uint32_t timeout = HSEM_TIMEOUT;
-                while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID) && (--timeout != 0)) {
+                while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID)) {
                 }
 #endif /* DUAL_CORE */
                 PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_LSE;
@@ -408,8 +405,7 @@ void serial_baud(serial_t *obj, int baudrate)
             RCC_OscInitStruct.PLL.PLLState        = RCC_PLL_OFF;
             RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 #if defined(DUAL_CORE)
-            uint32_t timeout = HSEM_TIMEOUT;
-            while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID) && (--timeout != 0)) {
+            while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID)) {
             }
 #endif /* DUAL_CORE */
             HAL_RCC_OscConfig(&RCC_OscInitStruct);
@@ -421,8 +417,7 @@ void serial_baud(serial_t *obj, int baudrate)
         if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY)) {
             PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_HSI;
 #if defined(DUAL_CORE)
-            uint32_t timeout = HSEM_TIMEOUT;
-            while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID) && (--timeout != 0)) {
+            while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID)) {
             }
 #endif /* DUAL_CORE */
             HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
@@ -437,8 +432,7 @@ void serial_baud(serial_t *obj, int baudrate)
         // Last chance using SYSCLK
         PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_SYSCLK;
 #if defined(DUAL_CORE)
-        uint32_t timeout = HSEM_TIMEOUT;
-        while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID) && (--timeout != 0)) {
+        while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID)) {
         }
 #endif /* DUAL_CORE */
         HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
diff --git a/targets/TARGET_STM/sleep.c b/targets/TARGET_STM/sleep.c
@@ -58,8 +58,7 @@ static void ForcePeriphOutofDeepSleep(void)
     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 
 #if defined(DUAL_CORE)
-    uint32_t timeout = HSEM_TIMEOUT;
-    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID) && (--timeout != 0)) {
+    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID)) {
     }
 #endif /* DUAL_CORE */
     /* Get the Clocks configuration according to the internal RCC registers */
@@ -100,8 +99,7 @@ static void ForceOscOutofDeepSleep(void)
     __HAL_RCC_PWR_CLK_ENABLE();
 
 #if defined(DUAL_CORE)
-    uint32_t timeout = HSEM_TIMEOUT;
-    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID) && (--timeout != 0)) {
+    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID)) {
     }
 #endif /* DUAL_CORE */
     /* Get the Oscillators configuration according to the internal RCC registers */
diff --git a/targets/TARGET_STM/stm_spi_api.c b/targets/TARGET_STM/stm_spi_api.c
@@ -236,8 +236,7 @@ void spi_free(spi_t *obj)
     HAL_SPI_DeInit(handle);
 
 #if defined(DUAL_CORE)
-    uint32_t timeout = HSEM_TIMEOUT;
-    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID) && (--timeout != 0)) {
+    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID)) {
     }
 #endif /* DUAL_CORE */
 #if defined SPI1_BASE
diff --git a/targets/TARGET_STM/trng_api.c b/targets/TARGET_STM/trng_api.c
@@ -54,8 +54,7 @@ void trng_init(trng_t *obj)
     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RNG;
     PeriphClkInitStruct.RngClockSelection = RCC_RNGCLKSOURCE_PLL;
 #if defined(DUAL_CORE)
-    uint32_t timeout = HSEM_TIMEOUT;
-    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID) && (--timeout != 0)) {
+    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID)) {
     }
 #endif /* DUAL_CORE */
     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
diff --git a/targets/TARGET_STM/us_ticker.c b/targets/TARGET_STM/us_ticker.c
@@ -76,8 +76,7 @@ void init_16bit_timer(void)
 
     // Reset timer
 #if defined(DUAL_CORE)
-    uint32_t timeout = HSEM_TIMEOUT;
-    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID) && (--timeout != 0)) {
+    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID)) {
     }
 #endif /* DUAL_CORE */
     TIM_MST_RESET_ON;
@@ -170,8 +169,7 @@ void init_32bit_timer(void)
 
     // Reset timer
 #if defined(DUAL_CORE)
-    uint32_t timeout = HSEM_TIMEOUT;
-    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID) && (--timeout != 0)) {
+    while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID)) {
     }
 #endif /* DUAL_CORE */
     TIM_MST_RESET_ON;

Original file line number	Diff line number	Diff line change
`@@ -93,8 +93,7 @@ void mbedtls_aes_free(mbedtls_aes_context *ctx)`
`93`	`93`	`return;`
`94`	`94`	`}`
`95`	`95`	`#if defined(DUAL_CORE)`
`96`		`- uint32_t timeout = HSEM_TIMEOUT;`
`97`		`- while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID) && (--timeout != 0)) {`
	`96`	`+ while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID)) {`
`98`	`97`	`}`
`99`	`98`	`#endif /* DUAL_CORE */`
`100`	`99`	`/* Force the CRYP Periheral Clock Reset */`
Original file line number	Diff line number	Diff line change
`@@ -28,8 +28,7 @@ static uint32_t GetSectorBase(uint32_t SectorId, uint32_t BanksId);`
`28`	`28`	`int32_t flash_init(flash_t *obj)`
`29`	`29`	`{`
`30`	`30`	`#if defined(DUAL_CORE)`
`31`		`- uint32_t timeout = HSEM_TIMEOUT;`
`32`		`- while (LL_HSEM_1StepLock(HSEM, CFG_HW_FLASH_SEMID) && (--timeout != 0)) {`
	`31`	`+ while (LL_HSEM_1StepLock(HSEM, CFG_HW_FLASH_SEMID)) {`
`33`	`32`	`}`
`34`	`33`	`#endif /* DUAL_CORE */`
`35`	`34`	`/* Clear pending flags (if any) */`
`@@ -58,8 +57,7 @@ int32_t flash_erase_sector(flash_t *obj, uint32_t address)`
`58`	`57`	`}`
`59`	`58`
`60`	`59`	`#if defined(DUAL_CORE)`
`61`		`- uint32_t timeout = HSEM_TIMEOUT;`
`62`		`- while (LL_HSEM_1StepLock(HSEM, CFG_HW_FLASH_SEMID) && (--timeout != 0)) {`
	`60`	`+ while (LL_HSEM_1StepLock(HSEM, CFG_HW_FLASH_SEMID)) {`
`63`	`61`	`}`
`64`	`62`	`#endif /* DUAL_CORE */`
`65`	`63`	`if (HAL_FLASH_Unlock() != HAL_OK) {`
`@@ -121,8 +119,7 @@ int32_t flash_program_page(flash_t obj, uint32_t address, const uint8_t data,`
`121`	`119`	`}`
`122`	`120`
`123`	`121`	`#if defined(DUAL_CORE)`
`124`		`- uint32_t timeout = HSEM_TIMEOUT;`
`125`		`- while (LL_HSEM_1StepLock(HSEM, CFG_HW_FLASH_SEMID) && (--timeout != 0)) {`
	`122`	`+ while (LL_HSEM_1StepLock(HSEM, CFG_HW_FLASH_SEMID)) {`
`126`	`123`	`}`
`127`	`124`	`#endif /* DUAL_CORE */`
`128`	`125`	`if (HAL_FLASH_Unlock() != HAL_OK) {`
Original file line number	Diff line number	Diff line change
`@@ -45,8 +45,7 @@ static inline void stm_pin_DisconnectDebug(PinName pin)`
`45`	`45`	`static inline void stm_pin_PullConfig(GPIO_TypeDef *gpio, uint32_t ll_pin, uint32_t pull_config)`
`46`	`46`	`{`
`47`	`47`	`#if defined(DUAL_CORE)`
`48`		`- uint32_t timeout = HSEM_TIMEOUT;`
`49`		`- while (LL_HSEM_1StepLock(HSEM, CFG_HW_GPIO_SEMID) && (--timeout != 0)) {`
	`48`	`+ while (LL_HSEM_1StepLock(HSEM, CFG_HW_GPIO_SEMID)) {`
`50`	`49`	`}`
`51`	`50`	`#endif /* DUAL_CORE */`
`52`	`51`
`@@ -72,8 +71,7 @@ static inline void stm_pin_SetAFPin(GPIO_TypeDef *gpio, PinName pin, uint32_t af`
`72`	`71`	`uint32_t ll_pin = ll_pin_defines[STM_PIN(pin)];`
`73`	`72`
`74`	`73`	`#if defined(DUAL_CORE)`
`75`		`- uint32_t timeout = HSEM_TIMEOUT;`
`76`		`- while (LL_HSEM_1StepLock(HSEM, CFG_HW_GPIO_SEMID) && (--timeout != 0)) {`
	`74`	`+ while (LL_HSEM_1StepLock(HSEM, CFG_HW_GPIO_SEMID)) {`
`77`	`75`	`}`
`78`	`76`	`#endif /* DUAL_CORE */`
`79`	`77`
Original file line number	Diff line number	Diff line change
`@@ -91,8 +91,7 @@ void can_init_freq(can_t *obj, PinName rd, PinName td, int hz)`
`91`	`91`	`RCC_PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;`
`92`	`92`	`RCC_PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL; // 10 MHz (RCC_OscInitStruct.PLL.PLLQ = 80)`
`93`	`93`	`#if defined(DUAL_CORE)`
`94`		`- uint32_t timeout = HSEM_TIMEOUT;`
`95`		`- while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID) && (--timeout != 0)) {`
	`94`	`+ while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID)) {`
`96`	`95`	`}`
`97`	`96`	`#endif /* DUAL_CORE */`
`98`	`97`	`if (HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphClkInit) != HAL_OK) {`
`@@ -190,8 +189,7 @@ void can_irq_free(can_t *obj)`
`190`	`189`	`void can_free(can_t *obj)`
`191`	`190`	`{`
`192`	`191`	`#if defined(DUAL_CORE)`
`193`		`- uint32_t timeout = HSEM_TIMEOUT;`
`194`		`- while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID) && (--timeout != 0)) {`
	`192`	`+ while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID)) {`
`195`	`193`	`}`
`196`	`194`	`#endif /* DUAL_CORE */`
`197`	`195`	`__HAL_RCC_FDCAN_FORCE_RESET();`
`@@ -638,8 +636,7 @@ void can_free(can_t *obj)`
`638`	`636`	`{`
`639`	`637`	`CANName can = (CANName) obj->CanHandle.Instance;`
`640`	`638`	`#if defined(DUAL_CORE)`
`641`		`- uint32_t timeout = HSEM_TIMEOUT;`
`642`		`- while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID) && (--timeout != 0)) {`
	`639`	`+ while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID)) {`
`643`	`640`	`}`
`644`	`641`	`#endif /* DUAL_CORE */`
`645`	`642`	`// Reset CAN and disable clock`
Original file line number	Diff line number	Diff line change
`@@ -156,8 +156,7 @@ void gpio_mode(gpio_t *obj, PinMode mode)`
`156`	`156`	`inline void gpio_dir(gpio_t *obj, PinDirection direction)`
`157`	`157`	`{`
`158`	`158`	`#if defined(DUAL_CORE)`
`159`		`- uint32_t timeout = HSEM_TIMEOUT;`
`160`		`- while (LL_HSEM_1StepLock(HSEM, CFG_HW_GPIO_SEMID) && (--timeout != 0)) {`
	`159`	`+ while (LL_HSEM_1StepLock(HSEM, CFG_HW_GPIO_SEMID)) {`
`161`	`160`	`}`
`162`	`161`	`#endif /* DUAL_CORE */`
`163`	`162`
Original file line number	Diff line number	Diff line change
`@@ -58,8 +58,7 @@ typedef struct {`
`58`	`58`	`static inline void gpio_write(gpio_t *obj, int value)`
`59`	`59`	`{`
`60`	`60`	`#if defined(DUAL_CORE)`
`61`		`- uint32_t timeout = HSEM_TIMEOUT;`
`62`		`- while (LL_HSEM_1StepLock(HSEM, CFG_HW_GPIO_SEMID) && (--timeout != 0)) {`
	`61`	`+ while (LL_HSEM_1StepLock(HSEM, CFG_HW_GPIO_SEMID)) {`
`63`	`62`	`}`
`64`	`63`	`#endif /* DUAL_CORE */`
`65`	`64`
Original file line number	Diff line number	Diff line change
`@@ -205,8 +205,7 @@ void lp_ticker_init(void)`
`205`	`205`
`206`	`206`	`#endif /* MBED_CONF_TARGET_LSE_AVAILABLE */`
`207`	`207`	`#if defined(DUAL_CORE)`
`208`		`- uint32_t timeout = HSEM_TIMEOUT;`
`209`		`- while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID) && (--timeout != 0)) {`
	`208`	`+ while (LL_HSEM_1StepLock(HSEM, CFG_HW_RCC_SEMID)) {`
`210`	`209`	`}`
`211`	`210`	`#endif /* DUAL_CORE */`
`212`	`211`	`if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {`
Original file line number	Diff line number	Diff line change
`@@ -81,8 +81,7 @@ void pin_function(PinName pin, int data)`
`81`	`81`	`if (mode == STM_PIN_OUTPUT) {`
`82`	`82`	`#endif`
`83`	`83`	`#if defined(DUAL_CORE)`
`84`		`- uint32_t timeout = HSEM_TIMEOUT;`
`85`		`- while (LL_HSEM_1StepLock(HSEM, CFG_HW_GPIO_SEMID) && (--timeout != 0)) {`
	`84`	`+ while (LL_HSEM_1StepLock(HSEM, CFG_HW_GPIO_SEMID)) {`
`86`	`85`	`}`
`87`	`86`	`#endif /* DUAL_CORE */`
`88`	`87`	`switch (speed) {`
`@@ -126,7 +125,7 @@ void pin_function(PinName pin, int data)`
`126`	`125`	`}`
`127`	`126`
`128`	`127`	`#if defined(DUAL_CORE)`
`129`		`- while (LL_HSEM_1StepLock(HSEM, CFG_HW_GPIO_SEMID) && (--timeout != 0)) {`
	`128`	`+ while (LL_HSEM_1StepLock(HSEM, CFG_HW_GPIO_SEMID)) {`
`130`	`129`	`}`
`131`	`130`	`#endif /* DUAL_CORE */`
`132`	`131`
`@@ -172,8 +171,7 @@ void pin_mode(PinName pin, PinMode mode)`
`172`	`171`	`GPIO_TypeDef *gpio = Set_GPIO_Clock(port_index);`
`173`	`172`
`174`	`173`	`#if defined(DUAL_CORE)`
`175`		`- uint32_t timeout = HSEM_TIMEOUT;`
`176`		`- while (LL_HSEM_1StepLock(HSEM, CFG_HW_GPIO_SEMID) && (--timeout != 0)) {`
	`174`	`+ while (LL_HSEM_1StepLock(HSEM, CFG_HW_GPIO_SEMID)) {`
`177`	`175`	`}`
`178`	`176`	`#endif /* DUAL_CORE */`
`179`	`177`