Skip to content

Commit b4aaad0

Browse files
mmahadevan108mmahadevan108
committed
Add support for LPC55S69
Signed-off-by: Mahesh Mahadevan <[email protected]>
1 parent bb2a155 commit b4aaad0

File tree

133 files changed

+103350
-134
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

133 files changed

+103350
-134
lines changed

‎targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_LPC55S69/TARGET_LPCXpresso/PeripheralNames.h

Lines changed: 121 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,121 @@
1+
/* mbed Microcontroller Library
2+
* Copyright (c) 2006-2013 ARM Limited
3+
*
4+
* Licensed under the Apache License, Version 2.0 (the "License");
5+
* you may not use this file except in compliance with the License.
6+
* You may obtain a copy of the License at
7+
*
8+
* http://www.apache.org/licenses/LICENSE-2.0
9+
*
10+
* Unless required by applicable law or agreed to in writing, software
11+
* distributed under the License is distributed on an "AS IS" BASIS,
12+
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
13+
* See the License for the specific language governing permissions and
14+
* limitations under the License.
15+
*/
16+
#ifndef MBED_PERIPHERALNAMES_H
17+
#define MBED_PERIPHERALNAMES_H
18+
19+
#include "cmsis.h"
20+
#include "PortNames.h"
21+
22+
#ifdef __cplusplus
23+
extern "C" {
24+
#endif
25+
26+
typedef enum {
27+
OSC32KCLK = 0,
28+
} RTCName;
29+
30+
typedef enum {
31+
UART_0 = Flexcomm0,
32+
UART_1 = Flexcomm2
33+
} UARTName;
34+
35+
#define STDIO_UART_TX USBTX
36+
#define STDIO_UART_RX USBRX
37+
#define STDIO_UART UART_0
38+
39+
typedef enum {
40+
I2C_0 = Flexcomm1,
41+
I2C_1 = Flexcomm4
42+
} I2CName;
43+
44+
#define TPM_SHIFT 8
45+
typedef enum {
46+
PWM_1 = (0 << TPM_SHIFT) | (0), // FTM0 CH0
47+
PWM_2 = (0 << TPM_SHIFT) | (1), // FTM0 CH1
48+
PWM_3 = (0 << TPM_SHIFT) | (2), // FTM0 CH2
49+
PWM_4 = (0 << TPM_SHIFT) | (3), // FTM0 CH3
50+
PWM_5 = (0 << TPM_SHIFT) | (4), // FTM0 CH4
51+
PWM_6 = (0 << TPM_SHIFT) | (5), // FTM0 CH5
52+
PWM_7 = (0 << TPM_SHIFT) | (6), // FTM0 CH6
53+
PWM_8 = (0 << TPM_SHIFT) | (7), // FTM0 CH7
54+
PWM_9 = (1 << TPM_SHIFT) | (0), // FTM1 CH0
55+
PWM_10 = (1 << TPM_SHIFT) | (1), // FTM1 CH1
56+
PWM_11 = (1 << TPM_SHIFT) | (2), // FTM1 CH2
57+
PWM_12 = (1 << TPM_SHIFT) | (3), // FTM1 CH3
58+
PWM_13 = (1 << TPM_SHIFT) | (4), // FTM1 CH4
59+
PWM_14 = (1 << TPM_SHIFT) | (5), // FTM1 CH5
60+
PWM_15 = (1 << TPM_SHIFT) | (6), // FTM1 CH6
61+
PWM_16 = (1 << TPM_SHIFT) | (7), // FTM1 CH7
62+
PWM_17 = (2 << TPM_SHIFT) | (0), // FTM2 CH0
63+
PWM_18 = (2 << TPM_SHIFT) | (1), // FTM2 CH1
64+
PWM_19 = (2 << TPM_SHIFT) | (2), // FTM2 CH2
65+
PWM_20 = (2 << TPM_SHIFT) | (3), // FTM2 CH3
66+
PWM_21 = (2 << TPM_SHIFT) | (4), // FTM2 CH4
67+
PWM_22 = (2 << TPM_SHIFT) | (5), // FTM2 CH5
68+
PWM_23 = (2 << TPM_SHIFT) | (6), // FTM2 CH6
69+
PWM_24 = (2 << TPM_SHIFT) | (7), // FTM2 CH7
70+
PWM_25 = (3 << TPM_SHIFT) | (0), // FTM3 CH0
71+
PWM_26 = (3 << TPM_SHIFT) | (1), // FTM3 CH1
72+
PWM_27 = (3 << TPM_SHIFT) | (2), // FTM3 CH2
73+
PWM_28 = (3 << TPM_SHIFT) | (3), // FTM3 CH3
74+
PWM_29 = (3 << TPM_SHIFT) | (4), // FTM3 CH4
75+
PWM_30 = (3 << TPM_SHIFT) | (5), // FTM3 CH5
76+
PWM_31 = (3 << TPM_SHIFT) | (6), // FTM3 CH6
77+
PWM_32 = (3 << TPM_SHIFT) | (7), // FTM3 CH7
78+
} PWMName;
79+
80+
#define ADC_INSTANCE_SHIFT 8
81+
#define ADC_B_CHANNEL_SHIFT 5
82+
83+
typedef enum {
84+
ADC0_SE0 = 0,
85+
ADC0_SE1 = 1,
86+
ADC0_SE2 = 2,
87+
ADC0_SE3 = 3,
88+
ADC0_SE4 = 4,
89+
ADC0_SE5 = 5,
90+
ADC0_SE6 = 6,
91+
ADC0_SE7 = 7,
92+
ADC0_SE8 = 8,
93+
ADC0_SE9 = 9,
94+
ADC0_SE10 = 10,
95+
ADC0_SE11 = 11,
96+
ADC0_SE12 = 12,
97+
ADC0_SE13 = 13,
98+
ADC0_SE14 = 14,
99+
ADC0_SE15 = 15
100+
} ADCName;
101+
102+
typedef enum {
103+
CAN_0 = 0,
104+
CAN_1 = 1
105+
} CANName;
106+
107+
typedef enum {
108+
SPI_0 = Flexcomm3,
109+
SPI_1 = Flexcomm7,
110+
SPI_2 = Flexcomm8
111+
} SPIName;
112+
113+
/* Flexcomm 8 on LPC55S69 is dedicated for HS-SPI and hence uses different naming convention */
114+
#define kFRO12M_to_FLEXCOMM8 (kFRO12M_to_HSLSPI)
115+
#define kFC8_RST_SHIFT_RSTn (kHSLSPI_RST_SHIFT_RSTn)
116+
117+
#ifdef __cplusplus
118+
}
119+
#endif
120+
121+
#endif

‎targets/TARGET_NXP/TARGET_MCUXpresso_MCUS/TARGET_LPC55S69/TARGET_LPCXpresso/PeripheralPins.c

Lines changed: 118 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,118 @@
1+
/* mbed Microcontroller Library
2+
* Copyright (c) 2006-2013 ARM Limited
3+
*
4+
* Licensed under the Apache License, Version 2.0 (the "License");
5+
* you may not use this file except in compliance with the License.
6+
* You may obtain a copy of the License at
7+
*
8+
* http://www.apache.org/licenses/LICENSE-2.0
9+
*
10+
* Unless required by applicable law or agreed to in writing, software
11+
* distributed under the License is distributed on an "AS IS" BASIS,
12+
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
13+
* See the License for the specific language governing permissions and
14+
* limitations under the License.
15+
*/
16+
17+
#include "PeripheralPins.h"
18+
19+
/************RTC***************/
20+
const PinMap PinMap_RTC[] = {
21+
{NC, OSC32KCLK, 0},
22+
};
23+
24+
/************ADC***************/
25+
const PinMap PinMap_ADC[] = {
26+
{P0_23, ADC0_SE0, 0},
27+
{P0_10, ADC0_SE1, 0},
28+
{P0_31, ADC0_SE3, 0},
29+
{P1_8, ADC0_SE4, 0},
30+
{P2_0, ADC0_SE5, 0},
31+
{P2_13, ADC0_SE6, 0},
32+
{P2_11, ADC0_SE7, 0},
33+
{P0_16, ADC0_SE8, 0},
34+
{NC , NC , 0}
35+
};
36+
37+
/************CAN***************/
38+
const PinMap PinMap_CAN_TD[] = {
39+
{NC , NC , 0}
40+
};
41+
42+
const PinMap PinMap_CAN_RD[] = {
43+
{NC , NC , 0}
44+
};
45+
46+
47+
/************DAC***************/
48+
const PinMap PinMap_DAC[] = {
49+
{NC , NC , 0}
50+
};
51+
52+
/************I2C***************/
53+
const PinMap PinMap_I2C_SDA[] = {
54+
{P0_13, I2C_0, 1},
55+
{P1_21, I2C_1, 5},
56+
{NC , NC , 0}
57+
};
58+
59+
const PinMap PinMap_I2C_SCL[] = {
60+
{P0_14, I2C_0, 1},
61+
{P1_20, I2C_1, 5},
62+
{NC , NC , 0}
63+
};
64+
65+
/************UART***************/
66+
const PinMap PinMap_UART_TX[] = {
67+
{P0_30, UART_0, 1},
68+
{P0_27, UART_1, 1},
69+
{NC , NC , 0}
70+
};
71+
72+
const PinMap PinMap_UART_RX[] = {
73+
{P0_29, UART_0, 1},
74+
{P1_24, UART_1, 1},
75+
{NC , NC , 0}
76+
};
77+
78+
const PinMap PinMap_UART_CTS[] = {
79+
{NC , NC , 0}
80+
};
81+
82+
const PinMap PinMap_UART_RTS[] = {
83+
{NC , NC , 0}
84+
};
85+
86+
/************SPI***************/
87+
const PinMap PinMap_SPI_SCLK[] = {
88+
{P0_6, SPI_0, 1},
89+
{P0_21, SPI_1, 7},
90+
{P1_2, SPI_2, 6},
91+
{NC , NC , 0}
92+
};
93+
94+
const PinMap PinMap_SPI_MOSI[] = {
95+
{P0_3, SPI_0, 1},
96+
{P0_20, SPI_1, 7},
97+
{P0_26, SPI_2, 9},
98+
{NC , NC , 0}
99+
};
100+
101+
const PinMap PinMap_SPI_MISO[] = {
102+
{P0_2, SPI_0, 1},
103+
{P0_19, SPI_1, 7},
104+
{P1_3, SPI_2, 6},
105+
{NC , NC , 0}
106+
};
107+
108+
const PinMap PinMap_SPI_SSEL[] = {
109+
{P0_4, SPI_0, 8},
110+
{P1_20, SPI_1, 1},
111+
{P1_1, SPI_2, 5},
112+
{NC , NC , 0}
113+
};
114+
115+
/************PWM***************/
116+
const PinMap PinMap_PWM[] = {
117+
{NC , NC , 0}
118+
};

0 commit comments

Comments
 (0)