|
17 | 17 | "dest_file" : "rtos/TARGET_CORTEX/rtx5/RTX/Config/RTX_Config.c"
|
18 | 18 | },
|
19 | 19 | {
|
20 |
| - "src_file" : "CMSIS/RTOS2/RTX/Source/ARM/irq_cm0.S", |
| 20 | + "src_file" : "CMSIS/RTOS2/RTX/Source/ARM/irq_cm0.s", |
21 | 21 | "dest_file" : "rtos/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_M0/irq_cm0.S"
|
22 | 22 | },
|
23 | 23 | {
|
24 |
| - "src_file" : "CMSIS/RTOS2/RTX/Source/ARM/irq_cm0.S", |
| 24 | + "src_file" : "CMSIS/RTOS2/RTX/Source/ARM/irq_cm0.s", |
25 | 25 | "dest_file" : "rtos/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_M0P/irq_cm0.S"
|
26 | 26 | },
|
27 | 27 | {
|
28 |
| - "src_file" : "CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mbl.S", |
| 28 | + "src_file" : "CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mbl.s", |
29 | 29 | "dest_file" : "rtos/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_M23/irq_armv8mbl.S"
|
30 | 30 | },
|
31 | 31 | {
|
32 |
| - "src_file" : "CMSIS/RTOS2/RTX/Source/ARM/irq_cm3.S", |
| 32 | + "src_file" : "CMSIS/RTOS2/RTX/Source/ARM/irq_cm3.s", |
33 | 33 | "dest_file" : "rtos/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_M3/irq_cm3.S"
|
34 | 34 | },
|
35 | 35 | {
|
36 |
| - "src_file" : "CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mml.S", |
| 36 | + "src_file" : "CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mml.s", |
37 | 37 | "dest_file" : "rtos/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_M33/irq_armv8mml.S"
|
38 | 38 | },
|
39 | 39 | {
|
40 |
| - "src_file" : "CMSIS/RTOS2/RTX/Source/ARM/irq_cm4f.S", |
| 40 | + "src_file" : "CMSIS/RTOS2/RTX/Source/ARM/irq_cm4f.s", |
41 | 41 | "dest_file" : "rtos/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_RTOS_M4_M7/irq_cm4f.S"
|
42 | 42 | },
|
43 | 43 | {
|
44 |
| - "src_file" : "CMSIS/RTOS2/RTX/Source/ARM/irq_ca.S", |
| 44 | + "src_file" : "CMSIS/RTOS2/RTX/Source/ARM/irq_ca.s", |
45 | 45 | "dest_file" : "rtos/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_CORTEX_A/irq_ca.S"
|
46 | 46 | },
|
47 | 47 | {
|
|
73 | 73 | "dest_file" : "rtos/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_GCC/TARGET_CORTEX_A/irq_ca.S"
|
74 | 74 | },
|
75 | 75 | {
|
76 |
| - "src_file" : "CMSIS/RTOS2/RTX/Source/IAR/irq_cm0.S", |
| 76 | + "src_file" : "CMSIS/RTOS2/RTX/Source/IAR/irq_cm0.s", |
77 | 77 | "dest_file" : "rtos/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_M0/irq_cm0.S"
|
78 | 78 | },
|
79 | 79 | {
|
80 |
| - "src_file" : "CMSIS/RTOS2/RTX/Source/IAR/irq_cm0.S", |
| 80 | + "src_file" : "CMSIS/RTOS2/RTX/Source/IAR/irq_cm0.s", |
81 | 81 | "dest_file" : "rtos/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_M0P/irq_cm0.S"
|
82 | 82 | },
|
83 | 83 | {
|
84 |
| - "src_file" : "CMSIS/RTOS2/RTX/Source/IAR/irq_armv8mbl_common.S", |
| 84 | + "src_file" : "CMSIS/RTOS2/RTX/Source/IAR/irq_armv8mbl_common.s", |
85 | 85 | "dest_file" : "rtos/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_M23/irq_armv8mbl_common.S"
|
86 | 86 | },
|
87 | 87 | {
|
88 |
| - "src_file" : "CMSIS/RTOS2/RTX/Source/IAR/irq_cm3.S", |
| 88 | + "src_file" : "CMSIS/RTOS2/RTX/Source/IAR/irq_cm3.s", |
89 | 89 | "dest_file" : "rtos/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_M3/irq_cm3.S"
|
90 | 90 | },
|
91 | 91 | {
|
92 |
| - "src_file" : "CMSIS/RTOS2/RTX/Source/IAR/irq_armv8mml_common.S", |
| 92 | + "src_file" : "CMSIS/RTOS2/RTX/Source/IAR/irq_armv8mml_common.s", |
93 | 93 | "dest_file" : "rtos/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_M33/irq_armv8mml_common.S"
|
94 | 94 | },
|
95 | 95 | {
|
96 |
| - "src_file" : "CMSIS/RTOS2/RTX/Source/IAR/irq_cm4f.S", |
| 96 | + "src_file" : "CMSIS/RTOS2/RTX/Source/IAR/irq_cm4f.s", |
97 | 97 | "dest_file" : "rtos/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_RTOS_M4_M7/irq_cm4f.S"
|
98 | 98 | },
|
99 | 99 | {
|
100 |
| - "src_file" : "CMSIS/RTOS2/RTX/Source/IAR/irq_ca.S", |
| 100 | + "src_file" : "CMSIS/RTOS2/RTX/Source/IAR/irq_ca.s", |
101 | 101 | "dest_file" : "rtos/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_CORTEX_A/irq_ca.S"
|
102 | 102 | },
|
103 | 103 | {
|
|
0 commit comments