Skip to content

Commit c778c90

Browse files
0xc0170maciejbocianski
authored andcommitted
QSPI STM32: fix default fifo and cycle
As example for DISCO F469NI defines them
1 parent 8783956 commit c778c90

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

targets/TARGET_STM/qspi_api.c

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -137,10 +137,10 @@ qspi_status_t qspi_init(qspi_t *obj, PinName io0, PinName io1, PinName io2, PinN
137137

138138
// Set default QSPI handle values
139139
obj->handle.Init.ClockPrescaler = 1;
140-
obj->handle.Init.FifoThreshold = 4;
140+
obj->handle.Init.FifoThreshold = 1;
141141
obj->handle.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
142142
obj->handle.Init.FlashSize = POSITION_VAL(QSPI_FLASH_SIZE_DEFAULT) - 1;
143-
obj->handle.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_2_CYCLE;
143+
obj->handle.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_5_CYCLE;
144144
obj->handle.Init.ClockMode = QSPI_CLOCK_MODE_0;
145145
obj->handle.Init.FlashID = QSPI_FLASH_ID_1;
146146
obj->handle.Init.DualFlash = QSPI_DUALFLASH_DISABLE;

0 commit comments

Comments
 (0)