@@ -347,7 +347,7 @@ void ppc_init_cfg(void)
347
347
{
348
348
/* Secure access to Flash controller in the PPC */
349
349
350
- AHB_SECURE_CTRL -> SEC_CTRL_APB_BRIDGE [1 ]. SEC_CTRL_APB_BRIDGE0_MEM_CTRL2 =
350
+ AHB_SECURE_CTRL -> SEC_CTRL_APB_BRIDGE [0 ]. SEC_CTRL_APB_BRIDGE1_MEM_CTRL2 =
351
351
AHB_SECURE_CTRL_SEC_CTRL_APB_BRIDGE_SEC_CTRL_APB_BRIDGE1_MEM_CTRL2_FLASH_CTRL_RULE (0x3U ) |
352
352
AHB_SECURE_CTRL_SEC_CTRL_APB_BRIDGE_SEC_CTRL_APB_BRIDGE1_MEM_CTRL2_PRINCE_RULE (0x0U );
353
353
@@ -379,19 +379,19 @@ void ppc_init_cfg(void)
379
379
AHB_SECURE_CTRL_SEC_CTRL_APB_BRIDGE_SEC_CTRL_APB_BRIDGE0_MEM_CTRL3_EZH_RULE (0x0U );
380
380
381
381
/* APB settings for Bridge 1 */
382
- AHB_SECURE_CTRL -> SEC_CTRL_APB_BRIDGE [1 ]. SEC_CTRL_APB_BRIDGE0_MEM_CTRL0 =
382
+ AHB_SECURE_CTRL -> SEC_CTRL_APB_BRIDGE [0 ]. SEC_CTRL_APB_BRIDGE1_MEM_CTRL0 =
383
383
AHB_SECURE_CTRL_SEC_CTRL_APB_BRIDGE_SEC_CTRL_APB_BRIDGE1_MEM_CTRL0_PMC_RULE (0x0U ) |
384
384
AHB_SECURE_CTRL_SEC_CTRL_APB_BRIDGE_SEC_CTRL_APB_BRIDGE1_MEM_CTRL0_PVT_RULE (0x0U ) |
385
385
AHB_SECURE_CTRL_SEC_CTRL_APB_BRIDGE_SEC_CTRL_APB_BRIDGE1_MEM_CTRL0_SYSCTRL_RULE (0x0U );
386
386
387
- AHB_SECURE_CTRL -> SEC_CTRL_APB_BRIDGE [1 ]. SEC_CTRL_APB_BRIDGE0_MEM_CTRL1 =
387
+ AHB_SECURE_CTRL -> SEC_CTRL_APB_BRIDGE [0 ]. SEC_CTRL_APB_BRIDGE1_MEM_CTRL1 =
388
388
AHB_SECURE_CTRL_SEC_CTRL_APB_BRIDGE_SEC_CTRL_APB_BRIDGE1_MEM_CTRL1_CTIMER2_RULE (0x0U ) |
389
389
AHB_SECURE_CTRL_SEC_CTRL_APB_BRIDGE_SEC_CTRL_APB_BRIDGE1_MEM_CTRL1_CTIMER3_RULE (0x0U ) |
390
390
AHB_SECURE_CTRL_SEC_CTRL_APB_BRIDGE_SEC_CTRL_APB_BRIDGE1_MEM_CTRL1_CTIMER4_RULE (0x0U ) |
391
391
AHB_SECURE_CTRL_SEC_CTRL_APB_BRIDGE_SEC_CTRL_APB_BRIDGE1_MEM_CTRL1_RTC_RULE (0x0U ) |
392
392
AHB_SECURE_CTRL_SEC_CTRL_APB_BRIDGE_SEC_CTRL_APB_BRIDGE1_MEM_CTRL1_OSEVENT_RULE (0x0U );
393
393
394
- AHB_SECURE_CTRL -> SEC_CTRL_APB_BRIDGE [1 ]. SEC_CTRL_APB_BRIDGE0_MEM_CTRL3 =
394
+ AHB_SECURE_CTRL -> SEC_CTRL_APB_BRIDGE [0 ]. SEC_CTRL_APB_BRIDGE1_MEM_CTRL3 =
395
395
AHB_SECURE_CTRL_SEC_CTRL_APB_BRIDGE_SEC_CTRL_APB_BRIDGE1_MEM_CTRL3_USBHPHY_RULE (0x0U ) |
396
396
AHB_SECURE_CTRL_SEC_CTRL_APB_BRIDGE_SEC_CTRL_APB_BRIDGE1_MEM_CTRL3_RNG_RULE (0x0U ) |
397
397
AHB_SECURE_CTRL_SEC_CTRL_APB_BRIDGE_SEC_CTRL_APB_BRIDGE1_MEM_CTRL3_PUFF_RULE (0x0U ) |
0 commit comments