@@ -394,11 +394,11 @@ HAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pDat
394
394
/* Check the parameters */
395
395
assert_param (IS_TIM_DMA_INSTANCE (htim -> Instance ));
396
396
397
- if (( htim -> State == HAL_TIM_STATE_BUSY ) )
397
+ if (htim -> State == HAL_TIM_STATE_BUSY )
398
398
{
399
399
return HAL_BUSY ;
400
400
}
401
- else if (( htim -> State == HAL_TIM_STATE_READY ) )
401
+ else if (htim -> State == HAL_TIM_STATE_READY )
402
402
{
403
403
if ((pData == 0U ) && (Length > 0U ))
404
404
{
@@ -765,11 +765,11 @@ HAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel
765
765
/* Check the parameters */
766
766
assert_param (IS_TIM_CCX_INSTANCE (htim -> Instance , Channel ));
767
767
768
- if (( htim -> State == HAL_TIM_STATE_BUSY ) )
768
+ if (htim -> State == HAL_TIM_STATE_BUSY )
769
769
{
770
770
return HAL_BUSY ;
771
771
}
772
- else if (( htim -> State == HAL_TIM_STATE_READY ) )
772
+ else if (htim -> State == HAL_TIM_STATE_READY )
773
773
{
774
774
if (((uint32_t )pData == 0U ) && (Length > 0U ))
775
775
{
@@ -1243,11 +1243,11 @@ HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channe
1243
1243
/* Check the parameters */
1244
1244
assert_param (IS_TIM_CCX_INSTANCE (htim -> Instance , Channel ));
1245
1245
1246
- if (( htim -> State == HAL_TIM_STATE_BUSY ) )
1246
+ if (htim -> State == HAL_TIM_STATE_BUSY )
1247
1247
{
1248
1248
return HAL_BUSY ;
1249
1249
}
1250
- else if (( htim -> State == HAL_TIM_STATE_READY ) )
1250
+ else if (htim -> State == HAL_TIM_STATE_READY )
1251
1251
{
1252
1252
if (((uint32_t )pData == 0U ) && (Length > 0U ))
1253
1253
{
@@ -1714,11 +1714,11 @@ HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel
1714
1714
assert_param (IS_TIM_CCX_INSTANCE (htim -> Instance , Channel ));
1715
1715
assert_param (IS_TIM_DMA_CC_INSTANCE (htim -> Instance ));
1716
1716
1717
- if (( htim -> State == HAL_TIM_STATE_BUSY ) )
1717
+ if (htim -> State == HAL_TIM_STATE_BUSY )
1718
1718
{
1719
1719
return HAL_BUSY ;
1720
1720
}
1721
- else if (( htim -> State == HAL_TIM_STATE_READY ) )
1721
+ else if (htim -> State == HAL_TIM_STATE_READY )
1722
1722
{
1723
1723
if ((pData == 0U ) && (Length > 0U ))
1724
1724
{
@@ -2505,11 +2505,11 @@ HAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Ch
2505
2505
/* Check the parameters */
2506
2506
assert_param (IS_TIM_DMA_CC_INSTANCE (htim -> Instance ));
2507
2507
2508
- if (( htim -> State == HAL_TIM_STATE_BUSY ) )
2508
+ if (htim -> State == HAL_TIM_STATE_BUSY )
2509
2509
{
2510
2510
return HAL_BUSY ;
2511
2511
}
2512
- else if (( htim -> State == HAL_TIM_STATE_READY ) )
2512
+ else if (htim -> State == HAL_TIM_STATE_READY )
2513
2513
{
2514
2514
if ((((pData1 == 0U ) || (pData2 == 0U ) )) && (Length > 0U ))
2515
2515
{
@@ -3227,11 +3227,11 @@ HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef *htim, uint32_t
3227
3227
assert_param (IS_TIM_DMA_SOURCE (BurstRequestSrc ));
3228
3228
assert_param (IS_TIM_DMA_LENGTH (BurstLength ));
3229
3229
3230
- if (( htim -> State == HAL_TIM_STATE_BUSY ) )
3230
+ if (htim -> State == HAL_TIM_STATE_BUSY )
3231
3231
{
3232
3232
return HAL_BUSY ;
3233
3233
}
3234
- else if (( htim -> State == HAL_TIM_STATE_READY ) )
3234
+ else if (htim -> State == HAL_TIM_STATE_READY )
3235
3235
{
3236
3236
if ((BurstBuffer == 0U ) && (BurstLength > 0U ))
3237
3237
{
@@ -3429,11 +3429,11 @@ HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef *htim, uint32_t B
3429
3429
assert_param (IS_TIM_DMA_SOURCE (BurstRequestSrc ));
3430
3430
assert_param (IS_TIM_DMA_LENGTH (BurstLength ));
3431
3431
3432
- if (( htim -> State == HAL_TIM_STATE_BUSY ) )
3432
+ if (htim -> State == HAL_TIM_STATE_BUSY )
3433
3433
{
3434
3434
return HAL_BUSY ;
3435
3435
}
3436
- else if (( htim -> State == HAL_TIM_STATE_READY ) )
3436
+ else if (htim -> State == HAL_TIM_STATE_READY )
3437
3437
{
3438
3438
if ((BurstBuffer == 0U ) && (BurstLength > 0U ))
3439
3439
{
0 commit comments