|
| 1 | +{% extends "mcuxpresso/.cproject.tmpl" %} |
| 2 | + |
| 3 | +{% block cpu_config %}<?xml version="1.0" encoding="UTF-8"?> |
| 4 | +<TargetConfig> |
| 5 | +<Properties property_2="LPC15xx_256K.cfx" property_3="NXP" property_4="LPC1549" property_count="5" version="70200"/> |
| 6 | +<infoList vendor="NXP"><info chip="LPC1549" connectscript="LPC15RunBootRomConnect.scp" flash_driver="LPC15xx_256K.cfx" match_id="0x0" name="LPC1549" resetscript="LPC15RunBootRomReset.scp" stub="crt_emu_cm3_gen"><chip><name>LPC1549</name> |
| 7 | +<family>LPC15xx</family> |
| 8 | +<vendor>NXP (formerly Philips)</vendor> |
| 9 | +<reset board="None" core="Real" sys="Real"/> |
| 10 | +<clock changeable="TRUE" freq="12MHz" is_accurate="TRUE"/> |
| 11 | +<memory can_program="true" id="Flash" is_ro="true" type="Flash"/> |
| 12 | +<memory id="RAM" type="RAM"/> |
| 13 | +<memory id="Periph" is_volatile="true" type="Peripheral"/> |
| 14 | +<memoryInstance derived_from="Flash" id="MFlash256" location="0x0" size="0x40000"/> |
| 15 | +<memoryInstance derived_from="RAM" id="Ram0_16" location="0x2000000" size="0x4000"/> |
| 16 | +<memoryInstance derived_from="RAM" id="Ram1_16" location="0x2004000" size="0x4000"/> |
| 17 | +<memoryInstance derived_from="RAM" id="Ram2_4" location="0x2008000" size="0x1000"/> |
| 18 | +<peripheralInstance derived_from="V7M_MPU" id="MPU" location="0xe000ed90"/> |
| 19 | +<peripheralInstance derived_from="V7M_NVIC" id="NVIC" location="0xe000e000"/> |
| 20 | +<peripheralInstance derived_from="V7M_DCR" id="DCR" location="0xe000edf0"/> |
| 21 | +<peripheralInstance derived_from="V7M_ITM" id="ITM" location="0xe0000000"/> |
| 22 | +<peripheralInstance derived_from="GPIO-PORT" id="GPIO-PORT" location="0x1c000000"/> |
| 23 | +<peripheralInstance derived_from="DMA" id="DMA" location="0x1c004000"/> |
| 24 | +<peripheralInstance derived_from="USB" id="USB" location="0x1c00c000"/> |
| 25 | +<peripheralInstance derived_from="CRC" id="CRC" location="0x1c010000"/> |
| 26 | +<peripheralInstance derived_from="SCT0" id="SCT0" location="0x1c018000"/> |
| 27 | +<peripheralInstance derived_from="SCT1" id="SCT1" location="0x1c01c000"/> |
| 28 | +<peripheralInstance derived_from="SCT2" id="SCT2" location="0x1c020000"/> |
| 29 | +<peripheralInstance derived_from="SCT3" id="SCT3" location="0x1c024000"/> |
| 30 | +<peripheralInstance derived_from="ADC0" id="ADC0" location="0x40000000"/> |
| 31 | +<peripheralInstance derived_from="DAC" id="DAC" location="0x40004000"/> |
| 32 | +<peripheralInstance derived_from="ACMP" id="ACMP" location="0x40008000"/> |
| 33 | +<peripheralInstance derived_from="INMUX" id="INMUX" location="0x40014000"/> |
| 34 | +<peripheralInstance derived_from="RTC" id="RTC" location="0x40028000"/> |
| 35 | +<peripheralInstance derived_from="WWDT" id="WWDT" location="0x4002c000"/> |
| 36 | +<peripheralInstance derived_from="SWM" id="SWM" location="0x40038000"/> |
| 37 | +<peripheralInstance derived_from="PMU" id="PMU" location="0x4003c000"/> |
| 38 | +<peripheralInstance derived_from="USART0" id="USART0" location="0x40040000"/> |
| 39 | +<peripheralInstance derived_from="USART1" id="USART1" location="0x40044000"/> |
| 40 | +<peripheralInstance derived_from="SPI0" id="SPI0" location="0x40048000"/> |
| 41 | +<peripheralInstance derived_from="SPI1" id="SPI1" location="0x4004c000"/> |
| 42 | +<peripheralInstance derived_from="I2C0" id="I2C0" location="0x40050000"/> |
| 43 | +<peripheralInstance derived_from="QEI" id="QEI" location="0x40058000"/> |
| 44 | +<peripheralInstance derived_from="SYSCON" id="SYSCON" location="0x40074000"/> |
| 45 | +<peripheralInstance derived_from="ADC1" id="ADC1" location="0x40080000"/> |
| 46 | +<peripheralInstance derived_from="MRT" id="MRT" location="0x400a0000"/> |
| 47 | +<peripheralInstance derived_from="PINT" id="PINT" location="0x400a4000"/> |
| 48 | +<peripheralInstance derived_from="GINT0" id="GINT0" location="0x400a8000"/> |
| 49 | +<peripheralInstance derived_from="GINT1" id="GINT1" location="0x400ac000"/> |
| 50 | +<peripheralInstance derived_from="RIT" id="RIT" location="0x400b4000"/> |
| 51 | +<peripheralInstance derived_from="SCTIPU" id="SCTIPU" location="0x400b8000"/> |
| 52 | +<peripheralInstance derived_from="FLASHCTRL" id="FLASHCTRL" location="0x400bc000"/> |
| 53 | +<peripheralInstance derived_from="USART2" id="USART2" location="0x400c0000"/> |
| 54 | +<peripheralInstance derived_from="C-CAN0" id="C-CAN0" location="0x400f0000"/> |
| 55 | +<peripheralInstance derived_from="IOCON" id="IOCON" location="0x400f8000"/> |
| 56 | +</chip> |
| 57 | +<processor><name gcc_name="cortex-m3">Cortex-M3</name> |
| 58 | +<family>Cortex-M</family> |
| 59 | +</processor> |
| 60 | +<link href="LPC15xx_peripheral.xme" show="embed" type="simple"/> |
| 61 | +</info> |
| 62 | +</infoList> |
| 63 | +</TargetConfig>{% endblock %} |
0 commit comments