File tree Expand file tree Collapse file tree 1 file changed +0
-3
lines changed
targets/TARGET_STM/TARGET_STM32L0/TARGET_DISCO_L072CZ_LRWAN1/device Expand file tree Collapse file tree 1 file changed +0
-3
lines changed Original file line number Diff line number Diff line change @@ -200,11 +200,9 @@ uint8_t SetSysClock_PLL_HSE(uint8_t bypass)
200
200
// Output clock on MCO1 pin(PA8) for debugging purpose
201
201
if (bypass == 0 ) { // Xtal used
202
202
HAL_RCC_MCOConfig (RCC_MCO1 , RCC_MCO1SOURCE_SYSCLK , RCC_MCODIV_2 ); // 16 MHz
203
- //HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSE, RCC_MCODIV_2); // 4 MHz
204
203
}
205
204
else { // External clock used
206
205
HAL_RCC_MCOConfig (RCC_MCO1 , RCC_MCO1SOURCE_SYSCLK , RCC_MCODIV_4 ); // 8 MHz
207
- //HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSE, RCC_MCODIV_4); // 2 MHz
208
206
}
209
207
#endif
210
208
@@ -278,7 +276,6 @@ uint8_t SetSysClock_PLL_HSI(void)
278
276
#ifdef DEBUG_MCO
279
277
// Output clock on MCO1 pin(PA8) for debugging purpose
280
278
HAL_RCC_MCOConfig (RCC_MCO1 , RCC_MCO1SOURCE_SYSCLK , RCC_MCODIV_1 ); // 32 MHz (not precise due to HSI not calibrated)
281
- //HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1); // 16 MHz (not precise due to HSI not calibrated)
282
279
#endif
283
280
284
281
return 1 ; // OK
You can’t perform that action at this time.
0 commit comments