Skip to content

Commit 4a8bc26

Browse files
passgatbebarino
authored andcommitted
dt-bindings: ti: dpll: add spread spectrum support
DT bindings for enabling and adjusting spread spectrum clocking have been added. Signed-off-by: Dario Binacchi <[email protected]> Reviewed-by: Rob Herring <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Stephen Boyd <[email protected]>
1 parent c255f15 commit 4a8bc26

File tree

1 file changed

+20
-0
lines changed
  • Documentation/devicetree/bindings/clock/ti

1 file changed

+20
-0
lines changed

Documentation/devicetree/bindings/clock/ti/dpll.txt

Lines changed: 20 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -42,6 +42,11 @@ Required properties:
4242
"idlest" - contains the idle status register base address
4343
"mult-div1" - contains the multiplier / divider register base address
4444
"autoidle" - contains the autoidle register base address (optional)
45+
"ssc-deltam" - DPLL supports spread spectrum clocking (SSC), contains
46+
the frequency spreading register base address (optional)
47+
"ssc-modfreq" - DPLL supports spread spectrum clocking (SSC), contains
48+
the modulation frequency register base address
49+
(optional)
4550
ti,am3-* dpll types do not have autoidle register
4651
ti,omap2-* dpll type does not support idlest / autoidle registers
4752

@@ -51,6 +56,14 @@ Optional properties:
5156
- ti,low-power-stop : DPLL supports low power stop mode, gating output
5257
- ti,low-power-bypass : DPLL output matches rate of parent bypass clock
5358
- ti,lock : DPLL locks in programmed rate
59+
- ti,min-div : the minimum divisor to start from to round the DPLL
60+
target rate
61+
- ti,ssc-deltam : DPLL supports spread spectrum clocking, frequency
62+
spreading in permille (10th of a percent)
63+
- ti,ssc-modfreq-hz : DPLL supports spread spectrum clocking, spread
64+
spectrum modulation frequency
65+
- ti,ssc-downspread : DPLL supports spread spectrum clocking, boolean
66+
to enable the downspread feature
5467

5568
Examples:
5669
dpll_core_ck: dpll_core_ck@44e00490 {
@@ -83,3 +96,10 @@ Examples:
8396
clocks = <&sys_ck>, <&sys_ck>;
8497
reg = <0x0500>, <0x0540>;
8598
};
99+
100+
dpll_disp_ck: dpll_disp_ck {
101+
#clock-cells = <0>;
102+
compatible = "ti,am3-dpll-no-gate-clock";
103+
clocks = <&sys_clkin_ck>, <&sys_clkin_ck>;
104+
reg = <0x0498>, <0x0448>, <0x0454>, <0x044c>, <0x0450>;
105+
};

0 commit comments

Comments
 (0)