Skip to content

Commit 7f9321f

Browse files
author
Laurent Pinchart
committed
dt-bindings: display: bridge: Add YAML schema for Synopsys DW-HDMI
Add a .yaml schema containing the common properties for the Synopsys DesignWare HDMI TX controller. This isn't a full device tree binding specification, but is meant to be referenced by platform-specific bindings for the IP core. Signed-off-by: Laurent Pinchart <[email protected]> Reviewed-by: Philipp Zabel <[email protected]> Reviewed-by: Rob Herring <[email protected]>
1 parent 99d6612 commit 7f9321f

File tree

1 file changed

+55
-0
lines changed

1 file changed

+55
-0
lines changed
Lines changed: 55 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,55 @@
1+
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2+
%YAML 1.2
3+
---
4+
$id: http://devicetree.org/schemas/display/bridge/synopsys,dw-hdmi.yaml#
5+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6+
7+
title: Common Properties for Synopsys DesignWare HDMI TX Controller
8+
9+
maintainers:
10+
- Laurent Pinchart <[email protected]>
11+
12+
description: |
13+
This document defines device tree properties for the Synopsys DesignWare HDMI
14+
TX controller (DWC HDMI TX) IP core. It doesn't constitute a full device tree
15+
binding specification by itself but is meant to be referenced by device tree
16+
bindings for the platform-specific integrations of the DWC HDMI TX.
17+
18+
When referenced from platform device tree bindings the properties defined in
19+
this document are defined as follows. The platform device tree bindings are
20+
responsible for defining whether each property is required or optional.
21+
22+
properties:
23+
reg:
24+
maxItems: 1
25+
26+
reg-io-width:
27+
description:
28+
Width (in bytes) of the registers specified by the reg property.
29+
allOf:
30+
- $ref: /schemas/types.yaml#/definitions/uint32
31+
- enum: [1, 4]
32+
default: 1
33+
34+
clocks:
35+
minItems: 2
36+
maxItems: 5
37+
items:
38+
- description: The bus clock for either AHB and APB
39+
- description: The internal register configuration clock
40+
additionalItems: true
41+
42+
clock-names:
43+
minItems: 2
44+
maxItems: 5
45+
items:
46+
- const: iahb
47+
- const: isfr
48+
additionalItems: true
49+
50+
interrupts:
51+
maxItems: 1
52+
53+
additionalProperties: true
54+
55+
...

0 commit comments

Comments
 (0)