@@ -40,6 +40,9 @@ static const char * const imx8mn_a53_sels[] = {"osc_24m", "arm_pll_out", "sys_pl
40
40
41
41
static const char * const imx8mn_a53_core_sels [] = {"arm_a53_div" , "arm_pll_out" , };
42
42
43
+ static const char * const imx8mn_m7_sels [] = {"osc_24m" , "sys_pll2_200m" , "sys_pll2_250m" , "vpu_pll_out" ,
44
+ "sys_pll1_800m" , "audio_pll1_out" , "video_pll1_out" , "sys_pll3_out" , };
45
+
43
46
static const char * const imx8mn_gpu_core_sels [] = {"osc_24m" , "gpu_pll_out" , "sys_pll1_800m" ,
44
47
"sys_pll3_out" , "sys_pll2_1000m" , "audio_pll1_out" ,
45
48
"video_pll1_out" , "audio_pll2_out" , };
@@ -421,6 +424,8 @@ static int imx8mn_clocks_probe(struct platform_device *pdev)
421
424
hws [IMX8MN_CLK_A53_SRC ] = hws [IMX8MN_CLK_A53_DIV ];
422
425
hws [IMX8MN_CLK_A53_CG ] = hws [IMX8MN_CLK_A53_DIV ];
423
426
427
+ hws [IMX8MN_CLK_M7_CORE ] = imx8m_clk_hw_composite_core ("arm_m7_core" , imx8mn_m7_sels , base + 0x8080 );
428
+
424
429
hws [IMX8MN_CLK_GPU_CORE ] = imx8m_clk_hw_composite_core ("gpu_core" , imx8mn_gpu_core_sels , base + 0x8180 );
425
430
hws [IMX8MN_CLK_GPU_SHADER ] = imx8m_clk_hw_composite_core ("gpu_shader" , imx8mn_gpu_shader_sels , base + 0x8200 );
426
431
0 commit comments