|
15 | 15 | #include <dt-bindings/interconnect/qcom,osm-l3.h>
|
16 | 16 |
|
17 | 17 | #include "sc7180.h"
|
| 18 | +#include "sc8180x.h" |
18 | 19 | #include "sdm845.h"
|
19 | 20 | #include "sm8150.h"
|
20 | 21 | #include "sm8250.h"
|
@@ -113,6 +114,22 @@ static const struct qcom_icc_desc sc7180_icc_osm_l3 = {
|
113 | 114 | .reg_perf_state = OSM_REG_PERF_STATE,
|
114 | 115 | };
|
115 | 116 |
|
| 117 | +DEFINE_QNODE(sc8180x_osm_apps_l3, SC8180X_MASTER_OSM_L3_APPS, 32, SC8180X_SLAVE_OSM_L3); |
| 118 | +DEFINE_QNODE(sc8180x_osm_l3, SC8180X_SLAVE_OSM_L3, 32); |
| 119 | + |
| 120 | +static const struct qcom_icc_node *sc8180x_osm_l3_nodes[] = { |
| 121 | + [MASTER_OSM_L3_APPS] = &sc8180x_osm_apps_l3, |
| 122 | + [SLAVE_OSM_L3] = &sc8180x_osm_l3, |
| 123 | +}; |
| 124 | + |
| 125 | +static const struct qcom_icc_desc sc8180x_icc_osm_l3 = { |
| 126 | + .nodes = sc8180x_osm_l3_nodes, |
| 127 | + .num_nodes = ARRAY_SIZE(sc8180x_osm_l3_nodes), |
| 128 | + .lut_row_size = OSM_LUT_ROW_SIZE, |
| 129 | + .reg_freq_lut = OSM_REG_FREQ_LUT, |
| 130 | + .reg_perf_state = OSM_REG_PERF_STATE, |
| 131 | +}; |
| 132 | + |
116 | 133 | DEFINE_QNODE(sm8150_osm_apps_l3, SM8150_MASTER_OSM_L3_APPS, 32, SM8150_SLAVE_OSM_L3);
|
117 | 134 | DEFINE_QNODE(sm8150_osm_l3, SM8150_SLAVE_OSM_L3, 32);
|
118 | 135 |
|
@@ -311,6 +328,7 @@ static const struct of_device_id osm_l3_of_match[] = {
|
311 | 328 | { .compatible = "qcom,sc7180-osm-l3", .data = &sc7180_icc_osm_l3 },
|
312 | 329 | { .compatible = "qcom,sdm845-osm-l3", .data = &sdm845_icc_osm_l3 },
|
313 | 330 | { .compatible = "qcom,sm8150-osm-l3", .data = &sm8150_icc_osm_l3 },
|
| 331 | + { .compatible = "qcom,sc8180x-osm-l3", .data = &sc8180x_icc_osm_l3 }, |
314 | 332 | { .compatible = "qcom,sm8250-epss-l3", .data = &sm8250_icc_epss_l3 },
|
315 | 333 | { }
|
316 | 334 | };
|
|
0 commit comments