We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 74eb079 commit 30deb76Copy full SHA for 30deb76
llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
@@ -9606,6 +9606,7 @@ SDValue DAGCombiner::visitXOR(SDNode *N) {
9606
}
9607
9608
// fold (not (or x, y)) -> (and (not x), (not y)) iff x or y are constants
9609
+ // fold (not (and x, y)) -> (or (not x), (not y)) iff x or y are constants
9610
if (isAllOnesConstant(N1) && N0.hasOneUse() &&
9611
(N0Opcode == ISD::OR || N0Opcode == ISD::AND)) {
9612
SDValue N00 = N0.getOperand(0), N01 = N0.getOperand(1);
0 commit comments