Skip to content

Commit 87a5519

Browse files
arsenmarsenm
authored
MIR: Replace undef with poison in some MIR tests (llvm#131282)
The IR doesn't matter so much in these.
1 parent 217fc65 commit 87a5519

File tree

8 files changed

+30
-30
lines changed

8 files changed

+30
-30
lines changed

‎llvm/test/CodeGen/MIR/Generic/aligned-memoperands.mir‎

Lines changed: 18 additions & 18 deletions
Original file line numberDiff line numberDiff line change
@@ -6,23 +6,23 @@ body: |
66
bb.0:
77
; CHECK-LABEL: name: aligned_memoperands
88
; CHECK: [[DEF:%[0-9]+]]:_(p0) = IMPLICIT_DEF
9-
; CHECK-NEXT: [[LOAD:%[0-9]+]]:_(s32) = G_LOAD [[DEF]](p0) :: (load (s32) from `ptr undef`)
10-
; CHECK-NEXT: [[LOAD1:%[0-9]+]]:_(s32) = G_LOAD [[DEF]](p0) :: (load (s32) from `ptr undef`, align 2)
11-
; CHECK-NEXT: [[LOAD1:%[0-9]+]]:_(s32) = G_LOAD [[DEF]](p0) :: (load (s32) from `ptr undef`)
12-
; CHECK-NEXT: [[LOAD1:%[0-9]+]]:_(s32) = G_LOAD [[DEF]](p0) :: (load (s32) from `ptr undef`, align 8)
13-
; CHECK-NEXT: [[LOAD1:%[0-9]+]]:_(s32) = G_LOAD [[DEF]](p0) :: (load (s32) from `ptr undef` + 12, align 2)
14-
; CHECK-NEXT: [[LOAD1:%[0-9]+]]:_(s32) = G_LOAD [[DEF]](p0) :: (load (s32) from `ptr undef` + 12)
15-
; CHECK-NEXT: [[LOAD1:%[0-9]+]]:_(s32) = G_LOAD [[DEF]](p0) :: (load (s32) from `ptr undef` + 12, align 2)
16-
; CHECK-NEXT: [[LOAD1:%[0-9]+]]:_(s32) = G_LOAD [[DEF]](p0) :: (load (s32) from `ptr undef` + 12)
17-
; CHECK-NEXT: [[LOAD1:%[0-9]+]]:_(s32) = G_LOAD [[DEF]](p0) :: (load (s32) from `ptr undef` + 12, basealign 8)
9+
; CHECK-NEXT: [[LOAD:%[0-9]+]]:_(s32) = G_LOAD [[DEF]](p0) :: (load (s32) from `ptr poison`)
10+
; CHECK-NEXT: [[LOAD1:%[0-9]+]]:_(s32) = G_LOAD [[DEF]](p0) :: (load (s32) from `ptr poison`, align 2)
11+
; CHECK-NEXT: [[LOAD1:%[0-9]+]]:_(s32) = G_LOAD [[DEF]](p0) :: (load (s32) from `ptr poison`)
12+
; CHECK-NEXT: [[LOAD1:%[0-9]+]]:_(s32) = G_LOAD [[DEF]](p0) :: (load (s32) from `ptr poison`, align 8)
13+
; CHECK-NEXT: [[LOAD1:%[0-9]+]]:_(s32) = G_LOAD [[DEF]](p0) :: (load (s32) from `ptr poison` + 12, align 2)
14+
; CHECK-NEXT: [[LOAD1:%[0-9]+]]:_(s32) = G_LOAD [[DEF]](p0) :: (load (s32) from `ptr poison` + 12)
15+
; CHECK-NEXT: [[LOAD1:%[0-9]+]]:_(s32) = G_LOAD [[DEF]](p0) :: (load (s32) from `ptr poison` + 12, align 2)
16+
; CHECK-NEXT: [[LOAD1:%[0-9]+]]:_(s32) = G_LOAD [[DEF]](p0) :: (load (s32) from `ptr poison` + 12)
17+
; CHECK-NEXT: [[LOAD1:%[0-9]+]]:_(s32) = G_LOAD [[DEF]](p0) :: (load (s32) from `ptr poison` + 12, basealign 8)
1818
%0:_(p0) = IMPLICIT_DEF
19-
%1:_(s32) = G_LOAD %0 :: (load (s32) from `ptr undef`)
20-
%1:_(s32) = G_LOAD %0 :: (load (s32) from `ptr undef`, align 2)
21-
%1:_(s32) = G_LOAD %0 :: (load (s32) from `ptr undef`, align 4) ; redundant
22-
%1:_(s32) = G_LOAD %0 :: (load (s32) from `ptr undef`, align 8)
23-
%1:_(s32) = G_LOAD %0 :: (load (s32) from `ptr undef` + 12, align 2)
24-
%1:_(s32) = G_LOAD %0 :: (load (s32) from `ptr undef` + 12, align 4) ; redundant
25-
%1:_(s32) = G_LOAD %0 :: (load (s32) from `ptr undef` + 12, basealign 2) ; printed as "align"
26-
%1:_(s32) = G_LOAD %0 :: (load (s32) from `ptr undef` + 12, basealign 4) ; redundant
27-
%1:_(s32) = G_LOAD %0 :: (load (s32) from `ptr undef` + 12, basealign 8)
19+
%1:_(s32) = G_LOAD %0 :: (load (s32) from `ptr poison`)
20+
%1:_(s32) = G_LOAD %0 :: (load (s32) from `ptr poison`, align 2)
21+
%1:_(s32) = G_LOAD %0 :: (load (s32) from `ptr poison`, align 4) ; redundant
22+
%1:_(s32) = G_LOAD %0 :: (load (s32) from `ptr poison`, align 8)
23+
%1:_(s32) = G_LOAD %0 :: (load (s32) from `ptr poison` + 12, align 2)
24+
%1:_(s32) = G_LOAD %0 :: (load (s32) from `ptr poison` + 12, align 4) ; redundant
25+
%1:_(s32) = G_LOAD %0 :: (load (s32) from `ptr poison` + 12, basealign 2) ; printed as "align"
26+
%1:_(s32) = G_LOAD %0 :: (load (s32) from `ptr poison` + 12, basealign 4) ; redundant
27+
%1:_(s32) = G_LOAD %0 :: (load (s32) from `ptr poison` + 12, basealign 8)
2828
...

‎llvm/test/CodeGen/MIR/PowerPC/unordered-implicit-registers.mir‎

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -7,7 +7,7 @@
77
%0 = load i32, ptr %p, align 4
88
%or = or i32 0, %0
99
store i32 %or, ptr %p, align 4
10-
%lnot.1 = icmp eq i32 undef, 0
10+
%lnot.1 = icmp eq i32 poison, 0
1111
%lnot.ext.1 = zext i1 %lnot.1 to i32
1212
%shr.i.1 = lshr i32 2072, %lnot.ext.1
1313
%call.lobit.1 = lshr i32 %shr.i.1, 7

‎llvm/test/CodeGen/MIR/X86/dbg-value-list.mir‎

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -14,7 +14,7 @@
1414
entry:
1515
call void @llvm.dbg.value(metadata i32 %a, metadata !12, metadata !DIExpression()), !dbg !15
1616
call void @llvm.dbg.value(metadata i32 %b, metadata !13, metadata !DIExpression()), !dbg !15
17-
call void @llvm.dbg.value(metadata i32 undef, metadata !14, metadata !DIExpression()), !dbg !15
17+
call void @llvm.dbg.value(metadata i32 poison, metadata !14, metadata !DIExpression()), !dbg !15
1818
%mul = mul nsw i32 %b, %a, !dbg !16
1919
ret i32 %mul, !dbg !17
2020
}

‎llvm/test/CodeGen/MIR/X86/instr-heap-alloc-operands.mir‎

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -7,7 +7,7 @@
77
define i32 @test(i32 %x) nounwind {
88
entry:
99
call ptr @f(i32 %x), !heapallocsite !2
10-
ret i32 undef
10+
ret i32 poison
1111
}
1212

1313
!llvm.dbg.cu = !{!0}

‎llvm/test/CodeGen/MIR/X86/instr-symbols-and-mcsymbol-operands.mir‎

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -14,7 +14,7 @@
1414
call void @f(i32 %x)
1515
call void @g(i32 %x)
1616
call void @h(i32 %x), !dbg !9
17-
ret i64 undef
17+
ret i64 poison
1818
}
1919

2020
!llvm.dbg.cu = !{!0}

‎llvm/test/CodeGen/MIR/X86/machine-verifier-address.mir‎

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -8,14 +8,14 @@ body: |
88
bb.0:
99
successors: %bb.1(0x80000000)
1010
liveins: $rdi, $xmm0
11-
11+
1212
%1:vr128 = COPY $xmm0
1313
%0:gr64 = COPY $rdi
1414
%2:vr128 = COPY %1
15-
15+
1616
bb.1:
1717
successors: %bb.1(0x80000000)
18-
18+
1919
%3:vr256 = AVX_SET0
2020
%4:vr128 = VPSLLDri %2, 31
2121
%5:vr256 = VPMOVSXDQYrr killed %4
@@ -24,7 +24,7 @@ body: |
2424
%6:vr256, %7:vr256 = VGATHERQPDYrm %3, %0, 16, killed %8, 0, $noreg, %5 :: (load unknown-size, align 8)
2525
%9:vr128 = COPY %6.sub_xmm
2626
; CHECK: *** Bad machine code: Displacement in address must fit into 32-bit signed integer ***
27-
VMOVLPDmr $noreg, 1, $noreg, 1111111111111, $noreg, killed %9 :: (store (s64) into `ptr undef`)
27+
VMOVLPDmr $noreg, 1, $noreg, 1111111111111, $noreg, killed %9 :: (store (s64) into `ptr poison`)
2828
JMP_1 %bb.1
2929
; CHECK: LLVM ERROR: Found 2 machine code errors
3030

‎llvm/test/CodeGen/MIR/X86/memory-operands.mir‎

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -183,7 +183,7 @@
183183

184184
define ptr @undef_value() {
185185
entry:
186-
%0 = load ptr, ptr undef, align 8
186+
%0 = load ptr, ptr poison, align 8
187187
ret ptr %0
188188
}
189189

@@ -515,8 +515,8 @@ tracksRegLiveness: true
515515
body: |
516516
bb.0.entry:
517517
; CHECK-LABEL: name: undef_value
518-
; CHECK: $rax = MOV64rm undef $rax, 1, $noreg, 0, $noreg :: (load (s64) from `ptr undef`)
519-
$rax = MOV64rm undef $rax, 1, _, 0, _ :: (load (s64) from `ptr undef`)
518+
; CHECK: $rax = MOV64rm undef $rax, 1, $noreg, 0, $noreg :: (load (s64) from `ptr poison`)
519+
$rax = MOV64rm undef $rax, 1, _, 0, _ :: (load (s64) from `ptr poison`)
520520
RET64 $rax
521521
...
522522
---

‎llvm/test/CodeGen/MIR/X86/unreachable_block.ll‎

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -35,7 +35,7 @@
3535
; CHECK-NOT: %bb.{{[0-9]+}}.split.true
3636
; CHECK-LABEL: bb.{{[0-9]+}}.split.true:
3737
define void @foo(ptr %bar) {
38-
br i1 undef, label %true, label %false
38+
br i1 poison, label %true, label %false
3939
true:
4040
%v = load i32, ptr %bar
4141
br label %split.true

0 commit comments

Comments
 (0)