You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Copy file name to clipboardExpand all lines: content/learning-paths/automotive/zenacssdebug/connect.md
+6-6Lines changed: 6 additions & 6 deletions
Display the source diff
Display the rich diff
Original file line number
Diff line number
Diff line change
@@ -14,13 +14,13 @@ You are now ready to create debug connections for each of the sub-systems within
14
14
15
15
Arm Development Studio has full support for Heterogeneous systems such as Zena CSS, and so you can connect to all processors simultaneously.
16
16
17
-
###Debug connection project
17
+
## Debug connection project
18
18
19
19
First, create a project to store these connections (`.launch` files) in.
20
20
21
21
Select **File** > **New...** > **Project** > **General** > **Project**, and give it a meaningful name (`Connections`).
22
22
23
-
###RSE (Cortex-M55)
23
+
## RSE (Cortex-M55)
24
24
25
25
Runtime Security Engine (RSE) is based on [Cortex-M55](https://developer.arm.com/Processors/Cortex-M55) core and is a security subsystem fulfilling the role of Root of Trust.
26
26
@@ -46,7 +46,7 @@ Assuming the same host will be running both the FVP and the debugger, specify th
46
46
47
47
Arm Development Studio creates **RSE.launch** inside the **Connections** project.
48
48
49
-
###Safety Island (Cortex-R82AE)
49
+
## Safety Island (Cortex-R82AE)
50
50
51
51
The Safety Island is based on the [Cortex-R82AE](https://developer.arm.com/Processors/Cortex-R82AE) core and manages power, clocks, and CMN control.
52
52
@@ -58,21 +58,21 @@ Follow the same steps as for RSE, with this change:
58
58
To save time, copy **RSE.launch** to **SI.launch** and update the CPU selection to **Arm_Cortex-R82AE**.
59
59
{{% /notice %}}
60
60
61
-
###Primary Compute (Cortex-A720AE)
61
+
## Primary Compute (Cortex-A720AE)
62
62
63
63
Primary Compute comprises four clusters intended to run a rich OS such as Linux. Each cluster has four [Cortex-A720AE](https://developer.arm.com/Processors/Cortex-A720AE) cores alongside a [DSU-120AE](https://developer.arm.com/Processors/DSU-120AE) DynamIQ Shared Unit.
64
64
65
65
You will create two connections: one for bare-metal initialization and one with Linux kernel awareness for SMP debug.
66
66
67
-
####Primary init (bare metal)
67
+
## Primary init (bare metal)
68
68
69
69
Create **Primary_init.launch**:
70
70
71
71
- Use **File > New > Model Connection**
72
72
- Select your **Zena_CSS_FVP** model
73
73
- In **Edit configuration**, expand **Bare Metal Debug** and select **ARM_Cortex-A720AE_0** to attach to CPU0 only. This leaves other CPUs running
74
74
75
-
####Primary Linux (kernel awareness, SMP)
75
+
## Primary Linux (kernel awareness, SMP)
76
76
77
77
Create **Primary_Linux.launch** for Linux kernel debug with OS awareness:
0 commit comments