Skip to content

Commit ac15622

Browse files
Updates
1 parent 93ec9a4 commit ac15622

File tree

1 file changed

+6
-6
lines changed
  • content/learning-paths/automotive/zenacssdebug

1 file changed

+6
-6
lines changed

content/learning-paths/automotive/zenacssdebug/connect.md

Lines changed: 6 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -14,13 +14,13 @@ You are now ready to create debug connections for each of the sub-systems within
1414

1515
Arm Development Studio has full support for Heterogeneous systems such as Zena CSS, and so you can connect to all processors simultaneously.
1616

17-
### Debug connection project
17+
## Debug connection project
1818

1919
First, create a project to store these connections (`.launch` files) in.
2020

2121
Select **File** > **New...** > **Project** > **General** > **Project**, and give it a meaningful name (`Connections`).
2222

23-
### RSE (Cortex-M55)
23+
## RSE (Cortex-M55)
2424

2525
Runtime Security Engine (RSE) is based on [Cortex-M55](https://developer.arm.com/Processors/Cortex-M55) core and is a security subsystem fulfilling the role of Root of Trust.
2626

@@ -46,7 +46,7 @@ Assuming the same host will be running both the FVP and the debugger, specify th
4646

4747
Arm Development Studio creates **RSE.launch** inside the **Connections** project.
4848

49-
### Safety Island (Cortex-R82AE)
49+
## Safety Island (Cortex-R82AE)
5050

5151
The Safety Island is based on the [Cortex-R82AE](https://developer.arm.com/Processors/Cortex-R82AE) core and manages power, clocks, and CMN control.
5252

@@ -58,21 +58,21 @@ Follow the same steps as for RSE, with this change:
5858
To save time, copy **RSE.launch** to **SI.launch** and update the CPU selection to **Arm_Cortex-R82AE**.
5959
{{% /notice %}}
6060

61-
### Primary Compute (Cortex-A720AE)
61+
## Primary Compute (Cortex-A720AE)
6262

6363
Primary Compute comprises four clusters intended to run a rich OS such as Linux. Each cluster has four [Cortex-A720AE](https://developer.arm.com/Processors/Cortex-A720AE) cores alongside a [DSU-120AE](https://developer.arm.com/Processors/DSU-120AE) DynamIQ Shared Unit.
6464

6565
You will create two connections: one for bare-metal initialization and one with Linux kernel awareness for SMP debug.
6666

67-
#### Primary init (bare metal)
67+
## Primary init (bare metal)
6868

6969
Create **Primary_init.launch**:
7070

7171
- Use **File > New > Model Connection**
7272
- Select your **Zena_CSS_FVP** model
7373
- In **Edit configuration**, expand **Bare Metal Debug** and select **ARM_Cortex-A720AE_0** to attach to CPU0 only. This leaves other CPUs running
7474

75-
#### Primary Linux (kernel awareness, SMP)
75+
## Primary Linux (kernel awareness, SMP)
7676

7777
Create **Primary_Linux.launch** for Linux kernel debug with OS awareness:
7878

0 commit comments

Comments
 (0)