Skip to content

Commit 46bf0e3

Browse files
committed
wip cleaning
1 parent 23ea64f commit 46bf0e3

File tree

3 files changed

+6
-5
lines changed

3 files changed

+6
-5
lines changed

edg/parts/BuckBoostConverter_Custom.py

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -25,9 +25,10 @@ class CustomSyncBuckBoostConverterPwm(DiscreteBoostConverter, Resettable):
2525
@init_in_parent
2626
def __init__(self, *args,
2727
frequency: RangeLike = (100, 1000)*kHertz,
28+
ripple_current_factor: RangeLike = (0.2, 0.5),
2829
voltage_drop: RangeLike = (0, 1)*Volt, rds_on: RangeLike = (0, 1.0)*Ohm,
2930
**kwargs):
30-
super().__init__(*args, **kwargs)
31+
super().__init__(*args, ripple_current_factor=ripple_current_factor, **kwargs)
3132

3233
self.pwr_logic = self.Port(VoltageSink.empty())
3334
self.buck_pwm = self.Port(DigitalSink.empty())

edg/parts/BuckConverter_Custom.py

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -7,9 +7,10 @@ class CustomSyncBuckConverterIndependent(DiscreteBoostConverter):
77
@init_in_parent
88
def __init__(self, *args,
99
frequency: RangeLike = (100, 1000)*kHertz,
10+
ripple_current_factor: RangeLike = (0.2, 0.5),
1011
voltage_drop: RangeLike = (0, 1)*Volt, rds_on: RangeLike = (0, 1.0)*Ohm,
1112
**kwargs):
12-
super().__init__(*args, **kwargs)
13+
super().__init__(*args, ripple_current_factor=ripple_current_factor, **kwargs)
1314

1415
self.pwr_logic = self.Port(VoltageSink.empty())
1516
self.pwm_low = self.Port(DigitalSink.empty())
@@ -28,8 +29,7 @@ def contents(self):
2829
self.pwr_out.link().current_drawn, Range.exact(0),
2930
input_voltage_ripple=self.input_ripple_limit,
3031
output_voltage_ripple=self.output_ripple_limit,
31-
ripple_ratio=self.ripple_current_factor,
32-
dutycycle_limit=(0, 1)
32+
ripple_ratio=self.ripple_current_factor
3333
))
3434
self.connect(self.power_path.pwr_in, self.pwr_in)
3535
self.connect(self.power_path.pwr_out, self.pwr_out)

examples/test_fcml.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -277,7 +277,7 @@ class DiscreteMutlilevelBuckConverter(PowerConditioner, GeneratorBlock):
277277
"""
278278
@init_in_parent
279279
def __init__(self, levels: IntLike, ratios: RangeLike, frequency: RangeLike, *,
280-
ripple_current_factor: RangeLike, fet_rds: RangeLike = (0, 0.1)*Ohm):
280+
ripple_current_factor: RangeLike = (0.2, 0.5), fet_rds: RangeLike = (0, 0.1)*Ohm):
281281
super().__init__()
282282
self.pwr_in = self.Port(VoltageSink.empty())
283283
self.pwr_out = self.Port(VoltageSource.empty())

0 commit comments

Comments
 (0)