Skip to content

Commit 4b79c78

Browse files
committed
merge
1 parent 58911db commit 4b79c78

File tree

1 file changed

+0
-9
lines changed

1 file changed

+0
-9
lines changed

edg/parts/JlcFet.py

Lines changed: 0 additions & 9 deletions
Original file line numberDiff line numberDiff line change
@@ -88,11 +88,7 @@ class JlcBaseFet(JlcTableSelector):
8888
}
8989

9090
DESCRIPTION_PARSERS: List[DescriptionParser] = [
91-
<<<<<<< HEAD
92-
(re.compile("(\S+V) (\S+A) (\S+W) (\S+Ω)@(\S+V),\S+A (\S+V)@\S+A .*([PN]) Channel .* MOSFETs.*"),
93-
=======
9491
(re.compile("(\S+V) (\S+A) (\S+W) (\S+Ω)@(\S+V),\S+A (\S+V)@\S+A.* ([PN]) Channel.* MOSFETs.*"),
95-
>>>>>>> master
9692
lambda match: {
9793
TableFet.CHANNEL: match.group(7),
9894
TableFet.VDS_RATING: Range.zero_to_upper(PartParserUtil.parse_value(match.group(1), 'V')),
@@ -106,13 +102,8 @@ class JlcBaseFet(JlcTableSelector):
106102
TableFet.POWER_RATING: Range.zero_to_upper(PartParserUtil.parse_value(match.group(3), 'W')),
107103
TableFet.GATE_CHARGE: Range.all(), # unspecified
108104
}),
109-
<<<<<<< HEAD
110-
# Some of them have the power entry later, for whatever reason
111-
(re.compile("(\S+V) (\S+A) (\S+Ω)@(\S+V),\S+A (\S+W) (\S+V)@\S+A .*([PN]) Channel .* MOSFETs.*"),
112-
=======
113105
# some are more detailed
114106
(re.compile("(\S+V) (\S+A) (\S+Ω)@(\S+V),\S+A (\S+W) (\S+V)@\S+A.* ([PN]) Channel.* (\S+C)@\S+V.* MOSFETs.*"),
115-
>>>>>>> master
116107
lambda match: {
117108
TableFet.CHANNEL: match.group(7),
118109
TableFet.VDS_RATING: Range.zero_to_upper(PartParserUtil.parse_value(match.group(1), 'V')),

0 commit comments

Comments
 (0)