Skip to content

Commit 723b6e7

Browse files
authored
Fix: replace the crystal to 32MHz according to the ref design (#417)
https://semtech.my.salesforce.com/sfc/p/#E0000000JelG/a/RQ000008nKCH/hp2iKwMDKWl34g1D3LBf_zC7TGBRIo2ff5LMnS8r19s This pull request includes a single change to the `contents` method in the `Rf_Sx1262.py` file. The crystal frequency was updated to align with data sheet. * **Crystal frequency update**: - Changed the crystal frequency from `30 MHz` to `32 MHz` for the `Rf_Sx1262` component to align with the ref design
1 parent ba21b04 commit 723b6e7

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

edg/parts/Rf_Sx1262.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -247,7 +247,7 @@ def contents(self) -> None:
247247
with self.implicit_connect(
248248
ImplicitConnect(self.gnd, [Common])
249249
) as imp:
250-
self.xtal = imp.Block(Crystal(30*MHertz(tol=30e-6))) # 30ppm for LoRaWAN systems
250+
self.xtal = imp.Block(Crystal(32*MHertz(tol=30e-6))) # 30ppm for LoRaWAN systems
251251
self.connect(self.xtal.crystal, self.ic.xtal)
252252

253253
self.vreg_cap = imp.Block(DecouplingCapacitor(470*nFarad(tol=0.2))).connected(pwr=self.ic.vreg)

0 commit comments

Comments
 (0)