We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent b50aa39 commit 18ee43fCopy full SHA for 18ee43f
llvm/lib/Target/RISCV/MCTargetDesc/RISCVELFStreamer.cpp
@@ -109,8 +109,6 @@ void RISCVTargetELFStreamer::finish() {
109
break;
110
case RISCVABI::ABI_IL32PC64:
111
case RISCVABI::ABI_L64PC128:
112
- case RISCVABI::ABI_CHERIOT:
113
- case RISCVABI::ABI_CHERIOT_BAREMETAL:
114
EFlags |= ELF::EF_RISCV_CHERIABI;
115
116
case RISCVABI::ABI_ILP32F:
@@ -136,6 +134,8 @@ void RISCVTargetELFStreamer::finish() {
136
134
EFlags |= ELF::EF_RISCV_RVE;
137
135
138
case RISCVABI::ABI_IL32PC64E:
+ case RISCVABI::ABI_CHERIOT:
+ case RISCVABI::ABI_CHERIOT_BAREMETAL:
139
140
141
0 commit comments