Skip to content

Commit 6c46ba2

Browse files
committed
[CHERI] Regenerate frameindex-arith.ll test
The MIPS frame layout now matches RISC-V instead of using offset 13.
1 parent fb83f3b commit 6c46ba2

File tree

3 files changed

+4
-4
lines changed

3 files changed

+4
-4
lines changed

llvm/test/CodeGen/CHERI-Generic/MIPS/frameindex-arith.ll

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,4 +1,4 @@
1-
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --function-signature --scrub-attributes
1+
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --scrub-attributes --version 2
22
; DO NOT EDIT -- This file was generated from test/CodeGen/CHERI-Generic/Inputs/frameindex-arith.ll
33
; RUN: llc -mtriple=mips64 -mcpu=cheri128 -mattr=+cheri128 --relocation-model=pic -target-abi purecap %s -o - | FileCheck %s
44

@@ -16,7 +16,7 @@ define void @foo() nounwind {
1616
; CHECK-NEXT: lui $1, %pcrel_hi(_CHERI_CAPABILITY_TABLE_-8)
1717
; CHECK-NEXT: daddiu $1, $1, %pcrel_lo(_CHERI_CAPABILITY_TABLE_-4)
1818
; CHECK-NEXT: cgetpccincoffset $c1, $1
19-
; CHECK-NEXT: cincoffset $c2, $c11, 13
19+
; CHECK-NEXT: cincoffset $c2, $c11, 15
2020
; CHECK-NEXT: clcbi $c12, %capcall20(bar)($c1)
2121
; CHECK-NEXT: cjalr $c12, $c17
2222
; CHECK-NEXT: csetbounds $c3, $c2, 0

llvm/test/CodeGen/CHERI-Generic/RISCV32/frameindex-arith.ll

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,4 +1,4 @@
1-
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --function-signature --scrub-attributes
1+
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --scrub-attributes --version 2
22
; DO NOT EDIT -- This file was generated from test/CodeGen/CHERI-Generic/Inputs/frameindex-arith.ll
33
; RUN: llc -mtriple=riscv32 --relocation-model=pic -target-abi il32pc64f -mattr=+xcheri,+cap-mode,+f %s -o - | FileCheck %s
44

llvm/test/CodeGen/CHERI-Generic/RISCV64/frameindex-arith.ll

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,4 +1,4 @@
1-
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --function-signature --scrub-attributes
1+
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --scrub-attributes --version 2
22
; DO NOT EDIT -- This file was generated from test/CodeGen/CHERI-Generic/Inputs/frameindex-arith.ll
33
; RUN: llc -mtriple=riscv64 --relocation-model=pic -target-abi l64pc128d -mattr=+xcheri,+cap-mode,+f,+d %s -o - | FileCheck %s
44

0 commit comments

Comments
 (0)