We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 1437c5c commit 6f3d282Copy full SHA for 6f3d282
amaranth_orchard/memory/spimemio.py
@@ -81,7 +81,7 @@ def elaborate(self, platform):
81
"i_resetn": ~ResetSignal(),
82
"i_valid": self.data_bus.cyc & self.data_bus.stb,
83
"o_ready": spi_ready,
84
- "i_addr": Cat(Const(0, 2), self.data_bus.adr), # Hack to force a 1MB offset
+ "i_addr": Cat(Const(0, 2), self.data_bus.adr),
85
"o_rdata": self.data_bus.dat_r,
86
"o_flash_csb": self.pins.csn.o,
87
"o_flash_clk": self.pins.clk.o,
0 commit comments