Skip to content

Commit 00ef574

Browse files
committed
Force use of included yowasp-yosys tools
1 parent 3e99c04 commit 00ef574

File tree

3 files changed

+148
-124
lines changed

3 files changed

+148
-124
lines changed

mcu_soc/design/steps/__init__.py

Lines changed: 22 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,22 @@
1+
import os
2+
3+
def _setup_amaranth():
4+
_amaranth_settings = {
5+
"AMARANTH_USE_YOSYS": "system",
6+
"YOSYS": "yowasp-yosys",
7+
"SBY": "yowasp-sby",
8+
"SMTBMC": "yowasp-yosys-smtbmc",
9+
"NEXTPNR_ICE40": "yowasp-nextpnr-ice40",
10+
"ICEPACK": "yowasp-icepackr",
11+
"NEXTPNR_ECP5": "yowasp-nextpnr-ecp5",
12+
"ECPBRAM": "yowasp-ecpbram",
13+
"ECPMULTI": "yowasp-ecpmulti",
14+
"ECPPACK": "yowasp-ecppack",
15+
"ECPPLL": "yowasp-ecppll",
16+
"ECPUNPACK": "yowasp-ecpunpack",
17+
"NEXTPNR-ECP5": "yowasp-nextpnr-ecp5",
18+
"SBY": "yowasp-sby",
19+
"YOSYS-WITNESS": "yowasp-yosys-witness",
20+
}
21+
22+
os.environ |= _amaranth_settings

mcu_soc/design/steps/board.py

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -9,6 +9,7 @@
99
from amaranth.build import Resource, Subsignal, Pins, Attrs
1010

1111
from ..design import MySoC
12+
from . import _setup_amaranth
1213

1314
class BoardSocWrapper(wiring.Component):
1415
def __init__(self):
@@ -68,7 +69,7 @@ def elaborate(self, platform):
6869

6970
class MyBoardStep(BoardStep):
7071
def __init__(self, config):
71-
72+
_setup_amaranth()
7273
platform = ULX3S_85F_Platform()
7374

7475
super().__init__(config, platform)

0 commit comments

Comments
 (0)