Skip to content

Commit c385de3

Browse files
committed
mergeme
1 parent 3e4e746 commit c385de3

File tree

6 files changed

+4
-9
lines changed

6 files changed

+4
-9
lines changed

chipflow_lib/__init__.py

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -12,7 +12,6 @@
1212

1313
if TYPE_CHECKING:
1414
from .config_models import Config
15-
from ._pin_lock import PinCommand, lock_pins
1615

1716
__version__ = importlib.metadata.version("chipflow_lib")
1817

tests/test_package_pins.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -10,7 +10,7 @@ def test_package_definitions_available(self):
1010
self.assertIsInstance(PACKAGE_DEFINITIONS, dict)
1111
self.assertIn('pga144', PACKAGE_DEFINITIONS)
1212
self.assertIn('cf20', PACKAGE_DEFINITIONS)
13-
13+
1414
def test_package_definitions_structure(self):
1515
"""Test basic structure of package definitions"""
1616
for name, package_def in PACKAGE_DEFINITIONS.items():

tests/test_pin_lock.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -10,7 +10,7 @@ def test_package_definitions_available(self):
1010
self.assertIsInstance(PACKAGE_DEFINITIONS, dict)
1111
self.assertIn('pga144', PACKAGE_DEFINITIONS)
1212
self.assertIn('cf20', PACKAGE_DEFINITIONS)
13-
13+
1414
def test_package_definitions_structure(self):
1515
"""Test that package definitions have basic structure needed for pin locking"""
1616
for name, package_def in PACKAGE_DEFINITIONS.items():

tests/test_silicon_platform.py

Lines changed: 0 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -7,10 +7,7 @@
77
import tomli
88

99
from amaranth import *
10-
from amaranth.hdl._ir import Design
1110

12-
from chipflow_lib import ChipFlowError
13-
from chipflow_lib.platforms.silicon import SiliconPlatform
1411

1512

1613
class SiliconPlatformTestCase(unittest.TestCase):

tests/test_silicon_platform_port.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -11,7 +11,7 @@ def test_silicon_platform_port_available(self):
1111
# we can only test that the class is importable
1212
self.assertTrue(hasattr(SiliconPlatformPort, '__init__'))
1313
self.assertTrue(callable(SiliconPlatformPort))
14-
14+
1515
def test_silicon_platform_port_is_class(self):
1616
"""Test basic class properties"""
1717
self.assertTrue(isinstance(SiliconPlatformPort, type))

tests/test_utils_additional.py

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -4,7 +4,6 @@
44
from amaranth import Const
55
from amaranth.lib import io
66

7-
from chipflow_lib import ChipFlowError
87
from chipflow_lib.platforms import (
98
IOSignature,
109
IOModel,
@@ -19,7 +18,7 @@ def test_pin_signature_properties(self):
1918
sig_input = IOSignature(direction=io.Direction.Input, width=8)
2019
self.assertEqual(sig_input.direction, io.Direction.Input)
2120
self.assertEqual(sig_input.width, 8)
22-
21+
2322
sig_output = IOSignature(direction=io.Direction.Output, width=16)
2423
self.assertEqual(sig_output.direction, io.Direction.Output)
2524
self.assertEqual(sig_output.width, 16)

0 commit comments

Comments
 (0)