Skip to content

Commit 78eca0d

Browse files
author
GCC Administrator
committed
Daily bump.
1 parent 4fbe8f4 commit 78eca0d

File tree

10 files changed

+660
-1
lines changed

10 files changed

+660
-1
lines changed

ChangeLog

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,7 @@
1+
2025-12-17 Jeff Law <[email protected]>
2+
3+
* MAINTAINERS: Use my oss.qualcomm.com address.
4+
15
2025-12-15 Jose E. Marchesi <[email protected]>
26

37
* MAINTAINERS: Add myself to DCO section.

gcc/ChangeLog

Lines changed: 100 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,103 @@
1+
2025-12-17 H.J. Lu <[email protected]>
2+
3+
PR target/122343
4+
* cselib.cc (cselib_redundant_set_p): Return false for volatile
5+
memory source or destination.
6+
7+
2025-12-17 Georg-Johann Lay <[email protected]>
8+
9+
* config/avr/avr.cc (avr_out_shift_with_cnt): Tweak
10+
execution time by count-1 cycles in some cases.
11+
12+
2025-12-17 Georg-Johann Lay <[email protected]>
13+
14+
* config/avr/avr-protos.h (out_shift_with_cnt): Remove.
15+
* config/avr/avr.cc (avr_out_shift_with_cnt): New static
16+
function from out_shift_with_cnt: Pass shift rtx_code instead
17+
of asm template.
18+
(avr_out_shift_1): New static helper function.
19+
(ashlqi3_out, ashlhi3_out, avr_out_ashlpsi3, ashlsi3_out)
20+
(ashrqi3_out, ashrhi3_out, avr_out_ashrpsi3, ashrsi3_out)
21+
(lshrqi3_out, lshrhi3_out, avr_out_lshrpsi3, lshrsi3_out):
22+
Adjust avr_out_shift_with_cnt to new interface.
23+
24+
2025-12-17 Jeff Law <[email protected]>
25+
26+
* config/riscv/sync.md (atomic compare and set): Reorder patterns
27+
so the stricter pattern comes first.
28+
29+
2025-12-17 Jakub Jelinek <[email protected]>
30+
31+
PR target/123155
32+
* config/i386/xmmintrin.h (_mm_maskmove_si64): Rename offset automatic
33+
variable to __offset.
34+
35+
2025-12-17 Jakub Jelinek <[email protected]>
36+
37+
PR target/123155
38+
* config/i386/avx10_2bf16intrin.h (_mm512_roundscale_pbh,
39+
_mm512_mask_roundscale_pbh, _mm512_maskz_roundscale_pbh,
40+
_mm256_roundscale_pbh, _mm256_mask_roundscale_pbh,
41+
_mm256_maskz_roundscale_pbh, _mm_roundscale_pbh,
42+
_mm_mask_roundscale_pbh, _mm_maskz_roundscale_pbh,
43+
_mm512_reduce_pbh, _mm512_mask_reduce_pbh, _mm512_maskz_reduce_pbh,
44+
_mm256_reduce_pbh, _mm256_mask_reduce_pbh, _mm256_maskz_reduce_pbh,
45+
_mm_reduce_pbh, _mm_mask_reduce_pbh, _mm_maskz_reduce_pbh): Rename
46+
B argument to __B.
47+
48+
2025-12-17 Umesh Kalvakuntla <[email protected]>
49+
50+
* common/config/i386/cpuinfo.h (get_amd_cpu): Add znver6 1Ah
51+
family model numbers.
52+
(get_available_features): Set feature AVX512BMM.
53+
* common/config/i386/i386-common.cc (OPTION_MASK_ISA2_AVX512BMM_SET):
54+
New macro.
55+
(OPTION_MASK_ISA2_AVX512BMM_UNSET): New macro.
56+
(OPTION_MASK_ISA2_AVX512BW_UNSET): Unset AVX512BMM.
57+
(ix86_handle_option): Likewise.
58+
* common/config/i386/i386-cpuinfo.h (enum processor_subtypes):
59+
Add AMDFAM1AH_ZNVER6.
60+
(enum processor_features): Add FEATURE_AVX512BMM.
61+
* common/config/i386/i386-isas.h: Likewise.
62+
* config.gcc: Add avx512bmmintrin.h, avx512bmmvlintrin.h,
63+
znver6.
64+
* config/i386/cpuid.h (bit_AVX512BMM): New macro.
65+
* config/i386/driver-i386.cc (host_detect_local_cpu): Likewise.
66+
* config/i386/i386-builtin.def (BDESC): Add AVX512BMM builtins.
67+
* config/i386/i386-c.cc (ix86_target_macros_internal): Likewise.
68+
* config/i386/i386-isa.def (AVX512BMM): Likewise.
69+
* config/i386/i386-options.cc (m_ZNVER6): New macro.
70+
(m_ZNVER): Add m_ZNVER6.
71+
(processor_cost_table): Uses znver5_cost table for
72+
PROCESSOR_ZNVER6 for now.
73+
(ix86_valid_target_attribute_inner_p): Likewise.
74+
* config/i386/i386.cc (ix86_reassociation_width): Likewise.
75+
* config/i386/i386.h (enum processor_type): Likewise.
76+
* config/i386/i386.md: Likewise.
77+
* config/i386/i386.opt: Likewise.
78+
* config/i386/i386.opt.urls: Likewise.
79+
* config/i386/immintrin.h: Likewise.
80+
* config/i386/sse.md (avx512bmm_vbmacor16x16x16_<mode>): New
81+
define_insn.
82+
(avx512bmm_vbmacxor16x16x16_<mode>): Likewise.
83+
(avx512bmm_vbitrevb_<mode>_mask): Likewise.
84+
(avx512bmm_vbitrevb_<mode>): Likewise.
85+
* config/i386/x86-tune-sched.cc (ix86_issue_rate): Likewise.
86+
(ix86_adjust_cost): Likewise.
87+
* config/i386/x86-tune.def (X86_TUNE_FUSE_ALU_AND_BRANCH): Add
88+
m_ZNVER6.
89+
(X86_TUNE_FUSE_MOV_AND_ALU): Likewise.
90+
(X86_TUNE_USE_SCATTER_2PARTS): Likewise.
91+
(X86_TUNE_USE_SCATTER_4PARTS): Likewise.
92+
(X86_TUNE_USE_SCATTER_8PARTS): Likewise.
93+
(X86_TUNE_AVOID_256FMA_CHAINS): Likewise.
94+
(X86_TUNE_AVOID_512FMA_CHAINS): Likewise.
95+
(X86_TUNE_AVX512_MOVE_BY_PIECES): Likewise.
96+
* doc/extend.texi: Likewise.
97+
* doc/invoke.texi: Likewise.
98+
* config/i386/avx512bmmintrin.h: New file.
99+
* config/i386/avx512bmmvlintrin.h: New file.
100+
1101
2025-12-16 Iain Sandoe <[email protected]>
2102

3103
* config/aarch64/aarch64.cc

gcc/DATESTAMP

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1 +1 @@
1-
20251217
1+
20251218

gcc/algol68/ChangeLog

Lines changed: 11 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,14 @@
1+
2025-12-17 Jose E. Marchesi <[email protected]>
2+
3+
PR algol68/123006
4+
* a68-imports.cc (complete_encoded_mode): Fix handling of flex
5+
modes.
6+
7+
2025-12-17 Jose E. Marchesi <[email protected]>
8+
9+
PR algol68/123132
10+
* a68-imports.cc (DOFFSET): Fix big-endian path.
11+
112
2025-12-16 Jose E. Marchesi <[email protected]>
213

314
* a68-parser-bottom-up.cc (reduce_prelude_packet): Do not support

gcc/cp/ChangeLog

Lines changed: 18 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,21 @@
1+
2025-12-17 benwu25 <[email protected]>
2+
3+
* parser.cc (cp_parser_init_declarator): Adjust comment.
4+
5+
2025-12-17 benwu25 <[email protected]>
6+
7+
PR c++/121443
8+
* parser.cc (cp_parser_lambda_expression): Clear
9+
in_declarator_p.
10+
11+
2025-12-17 Nathaniel Shead <[email protected]>
12+
13+
PR c++/123075
14+
* constraint.cc (evaluate_concept_check): Push to an unrelated
15+
scope, but keep the same access context.
16+
* pt.cc (tsubst_lambda_expr): Don't record lambda scopes for
17+
lambdas attached to a concept.
18+
119
2025-12-15 Patrick Palka <[email protected]>
220

321
* parser.cc (cp_parser_template_id): Rebuild instead of modifying

gcc/m2/ChangeLog

Lines changed: 18 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,21 @@
1+
2025-12-17 Gaius Mulley <[email protected]>
2+
3+
PR modula2/23178
4+
* gm2-compiler/P3SymBuild.mod (CheckCanBeImported): Reimplement to
5+
use MetaError2 and provide spell hints if possible for unknown symbols.
6+
7+
2025-12-17 Gaius Mulley <[email protected]>
8+
9+
PR modula2/123151
10+
* gm2-libs/FIO.def (IsError): New procedure function.
11+
(IsActive): Rewrite the comment.
12+
(Exists): Ditto.
13+
(OpenToRead): Ditto.
14+
(OpenToWrite): Ditto.
15+
(Close): Add an optional BOOLEAN return result.
16+
* gm2-libs/FIO.mod (Close): Reimplement with an
17+
optional BOOLEAN return result.
18+
119
2025-12-12 Pietro Monteiro <[email protected]>
220

321
* lang.opt.urls: Regenerate.

0 commit comments

Comments
 (0)