File tree Expand file tree Collapse file tree 1 file changed +8
-6
lines changed
compiler/stages/src/main/scala/dfhdl/compiler/stages/verilog Expand file tree Collapse file tree 1 file changed +8
-6
lines changed Original file line number Diff line number Diff line change @@ -40,14 +40,16 @@ protected trait VerilogOwnerPrinter extends AbstractOwnerPrinter:
40
40
lazy val globalUsage : Map [DFDesignBlock , Set [DFVal ]] =
41
41
val globalUsage = mutable.Map .empty[DFDesignBlock , Set [DFVal ]]
42
42
getSet.designDB.membersGlobals.foreach { m =>
43
- if (! m.isAnonymous) m.originMembersNoTypeRef.foreach {
44
- case o : DFVal .CanBeGlobal if ! o.isGlobal =>
45
- val owner = o.getOwnerDesign
46
- globalUsage += owner -> (globalUsage.getOrElse(owner, Set ()) + m)
47
- case _ =>
48
- }
43
+ if (! m.isAnonymous)
44
+ m.originMembersNoTypeRef.foreach {
45
+ case o : DFVal .CanBeGlobal if o.isGlobal => // do not include global members
46
+ case o =>
47
+ val owner = o.getOwnerDesign
48
+ globalUsage += owner -> (globalUsage.getOrElse(owner, Set ()) + m)
49
+ }
49
50
}
50
51
globalUsage.toMap
52
+ end globalUsage
51
53
def csModuleDcl (design : DFDesignBlock ): String =
52
54
val designMembers = design.members(MemberView .Folded )
53
55
val ports = designMembers.view.collect { case p @ DclPort () =>
You can’t perform that action at this time.
0 commit comments