Nabla/include/nbl/asset/IMeshPipeline.h at dc845b1a34cc08aaa4e66b1759ea9ff74e1c6204 · Devsh-Graphics-Programming/Nabla · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
#ifndef _NBL_ASSET_I_MESH_PIPELINE_H_INCLUDED_
#define _NBL_ASSET_I_MESH_PIPELINE_H_INCLUDED_

#include "nbl/asset/IShader.h"
#include "nbl/asset/RasterizationStates.h"
#include "nbl/asset/IPipeline.h"

#include "nbl/asset/IRasterizationPipeline.h"


namespace nbl::asset {
    class IMeshPipelineBase : public virtual core::IReferenceCounted {
    public:
        constexpr static inline uint8_t MESH_SHADER_STAGE_COUNT = 3u;
        struct SCachedCreationParams final : public IRasterizationPipelineBase::SCachedCreationParams
        {
            uint8_t requireFullSubgroups = false;
        };
    };

    template<typename PipelineLayoutType, typename RenderpassType>
    class IMeshPipeline : public IRasterizationPipeline<PipelineLayoutType, RenderpassType>, public IMeshPipelineBase {
    protected:
        using renderpass_t = RenderpassType;
    public:
        inline const SCachedCreationParams& getCachedCreationParams() const { return m_params; }

        static inline bool hasRequiredStages(const core::bitflag<hlsl::ShaderStage>& stagePresence)
        {
            return stagePresence.hasFlags(hlsl::ShaderStage::ESS_MESH);
        }

    protected:
        explicit IMeshPipeline(PipelineLayoutType* layout, const IMeshPipelineBase::SCachedCreationParams& cachedParams, renderpass_t* renderpass) :
            IRasterizationPipeline<PipelineLayoutType, renderpass_t>(layout, renderpass),
            m_params(cachedParams)
        {}

        SCachedCreationParams m_params = {};
    };

}


#endif