File tree Expand file tree Collapse file tree 10 files changed +47
-0
lines changed Expand file tree Collapse file tree 10 files changed +47
-0
lines changed Original file line number Diff line number Diff line change @@ -575,6 +575,8 @@ namespace Spv
575
575
SingleElementVectorINTEL = 6085 ,
576
576
VectorComputeCallableFunctionINTEL = 6087 ,
577
577
MediaBlockIOINTEL = 6140 ,
578
+ LatencyControlLabelINTEL = 6172 ,
579
+ LatencyControlConstraintINTEL = 6173 ,
578
580
ConduitKernelArgumentINTEL = 6175 ,
579
581
RegisterMapKernelArgumentINTEL = 6176 ,
580
582
MMHostInterfaceAddressWidthINTEL = 6177 ,
@@ -1147,6 +1149,7 @@ namespace Spv
1147
1149
AtomicFloat16AddEXT = 6095 ,
1148
1150
DebugInfoModuleINTEL = 6114 ,
1149
1151
SplitBarrierINTEL = 6141 ,
1152
+ FPGALatencyControlINTEL = 6171 ,
1150
1153
FPGAArgumentInterfacesINTEL = 6174 ,
1151
1154
GroupUniformArithmeticKHR = 6400 ,
1152
1155
}
Original file line number Diff line number Diff line change 12517
12517
"capabilities" : [ " VectorComputeINTEL" ],
12518
12518
"version" : " None"
12519
12519
},
12520
+ {
12521
+ "enumerant" : " LatencyControlLabelINTEL" ,
12522
+ "value" : 6172 ,
12523
+ "capabilities" : [ " FPGALatencyControlINTEL" ],
12524
+ "extensions" : [ " SPV_INTEL_fpga_latency_control" ],
12525
+ "version" : " None"
12526
+ },
12527
+ {
12528
+ "enumerant" : " LatencyControlConstraintINTEL" ,
12529
+ "value" : 6173 ,
12530
+ "capabilities" : [ " FPGALatencyControlINTEL" ],
12531
+ "extensions" : [ " SPV_INTEL_fpga_latency_control" ],
12532
+ "version" : " None"
12533
+ },
12520
12534
{
12521
12535
"enumerant" : " ConduitKernelArgumentINTEL" ,
12522
12536
"value" : 6175 ,
14893
14907
"extensions" : [ " SPV_INTEL_split_barrier" ],
14894
14908
"version" : " None"
14895
14909
},
14910
+ {
14911
+ "enumerant" : " FPGALatencyControlINTEL" ,
14912
+ "value" : 6171 ,
14913
+ "extensions" : [ " SPV_INTEL_fpga_latency_control" ],
14914
+ "version" : " None"
14915
+ },
14896
14916
{
14897
14917
"enumerant" : " FPGAArgumentInterfacesINTEL" ,
14898
14918
"value" : 6174 ,
Original file line number Diff line number Diff line change @@ -574,6 +574,8 @@ public enum Decoration
574
574
SingleElementVectorINTEL = 6085 ,
575
575
VectorComputeCallableFunctionINTEL = 6087 ,
576
576
MediaBlockIOINTEL = 6140 ,
577
+ LatencyControlLabelINTEL = 6172 ,
578
+ LatencyControlConstraintINTEL = 6173 ,
577
579
ConduitKernelArgumentINTEL = 6175 ,
578
580
RegisterMapKernelArgumentINTEL = 6176 ,
579
581
MMHostInterfaceAddressWidthINTEL = 6177 ,
@@ -1146,6 +1148,7 @@ public enum Capability
1146
1148
AtomicFloat16AddEXT = 6095 ,
1147
1149
DebugInfoModuleINTEL = 6114 ,
1148
1150
SplitBarrierINTEL = 6141 ,
1151
+ FPGALatencyControlINTEL = 6171 ,
1149
1152
FPGAArgumentInterfacesINTEL = 6174 ,
1150
1153
GroupUniformArithmeticKHR = 6400 ,
1151
1154
}
Original file line number Diff line number Diff line change @@ -580,6 +580,8 @@ typedef enum SpvDecoration_ {
580
580
SpvDecorationSingleElementVectorINTEL = 6085 ,
581
581
SpvDecorationVectorComputeCallableFunctionINTEL = 6087 ,
582
582
SpvDecorationMediaBlockIOINTEL = 6140 ,
583
+ SpvDecorationLatencyControlLabelINTEL = 6172 ,
584
+ SpvDecorationLatencyControlConstraintINTEL = 6173 ,
583
585
SpvDecorationConduitKernelArgumentINTEL = 6175 ,
584
586
SpvDecorationRegisterMapKernelArgumentINTEL = 6176 ,
585
587
SpvDecorationMMHostInterfaceAddressWidthINTEL = 6177 ,
@@ -1146,6 +1148,7 @@ typedef enum SpvCapability_ {
1146
1148
SpvCapabilityAtomicFloat16AddEXT = 6095 ,
1147
1149
SpvCapabilityDebugInfoModuleINTEL = 6114 ,
1148
1150
SpvCapabilitySplitBarrierINTEL = 6141 ,
1151
+ SpvCapabilityFPGALatencyControlINTEL = 6171 ,
1149
1152
SpvCapabilityFPGAArgumentInterfacesINTEL = 6174 ,
1150
1153
SpvCapabilityGroupUniformArithmeticKHR = 6400 ,
1151
1154
SpvCapabilityMax = 0x7fffffff ,
Original file line number Diff line number Diff line change @@ -576,6 +576,8 @@ enum Decoration {
576
576
DecorationSingleElementVectorINTEL = 6085 ,
577
577
DecorationVectorComputeCallableFunctionINTEL = 6087 ,
578
578
DecorationMediaBlockIOINTEL = 6140 ,
579
+ DecorationLatencyControlLabelINTEL = 6172 ,
580
+ DecorationLatencyControlConstraintINTEL = 6173 ,
579
581
DecorationConduitKernelArgumentINTEL = 6175 ,
580
582
DecorationRegisterMapKernelArgumentINTEL = 6176 ,
581
583
DecorationMMHostInterfaceAddressWidthINTEL = 6177 ,
@@ -1142,6 +1144,7 @@ enum Capability {
1142
1144
CapabilityAtomicFloat16AddEXT = 6095 ,
1143
1145
CapabilityDebugInfoModuleINTEL = 6114 ,
1144
1146
CapabilitySplitBarrierINTEL = 6141 ,
1147
+ CapabilityFPGALatencyControlINTEL = 6171 ,
1145
1148
CapabilityFPGAArgumentInterfacesINTEL = 6174 ,
1146
1149
CapabilityGroupUniformArithmeticKHR = 6400 ,
1147
1150
CapabilityMax = 0x7fffffff ,
Original file line number Diff line number Diff line change @@ -576,6 +576,8 @@ enum class Decoration : unsigned {
576
576
SingleElementVectorINTEL = 6085,
577
577
VectorComputeCallableFunctionINTEL = 6087,
578
578
MediaBlockIOINTEL = 6140,
579
+ LatencyControlLabelINTEL = 6172,
580
+ LatencyControlConstraintINTEL = 6173,
579
581
ConduitKernelArgumentINTEL = 6175,
580
582
RegisterMapKernelArgumentINTEL = 6176,
581
583
MMHostInterfaceAddressWidthINTEL = 6177,
@@ -1142,6 +1144,7 @@ enum class Capability : unsigned {
1142
1144
AtomicFloat16AddEXT = 6095,
1143
1145
DebugInfoModuleINTEL = 6114,
1144
1146
SplitBarrierINTEL = 6141,
1147
+ FPGALatencyControlINTEL = 6171,
1145
1148
FPGAArgumentInterfacesINTEL = 6174,
1146
1149
GroupUniformArithmeticKHR = 6400,
1147
1150
Max = 0x7fffffff,
Original file line number Diff line number Diff line change 602
602
"SingleElementVectorINTEL" : 6085 ,
603
603
"VectorComputeCallableFunctionINTEL" : 6087 ,
604
604
"MediaBlockIOINTEL" : 6140 ,
605
+ "LatencyControlLabelINTEL" : 6172 ,
606
+ "LatencyControlConstraintINTEL" : 6173 ,
605
607
"ConduitKernelArgumentINTEL" : 6175 ,
606
608
"RegisterMapKernelArgumentINTEL" : 6176 ,
607
609
"MMHostInterfaceAddressWidthINTEL" : 6177 ,
1122
1124
"AtomicFloat16AddEXT" : 6095 ,
1123
1125
"DebugInfoModuleINTEL" : 6114 ,
1124
1126
"SplitBarrierINTEL" : 6141 ,
1127
+ "FPGALatencyControlINTEL" : 6171 ,
1125
1128
"FPGAArgumentInterfacesINTEL" : 6174 ,
1126
1129
"GroupUniformArithmeticKHR" : 6400
1127
1130
}
Original file line number Diff line number Diff line change @@ -549,6 +549,8 @@ spv = {
549
549
SingleElementVectorINTEL = 6085 ,
550
550
VectorComputeCallableFunctionINTEL = 6087 ,
551
551
MediaBlockIOINTEL = 6140 ,
552
+ LatencyControlLabelINTEL = 6172 ,
553
+ LatencyControlConstraintINTEL = 6173 ,
552
554
ConduitKernelArgumentINTEL = 6175 ,
553
555
RegisterMapKernelArgumentINTEL = 6176 ,
554
556
MMHostInterfaceAddressWidthINTEL = 6177 ,
@@ -1104,6 +1106,7 @@ spv = {
1104
1106
AtomicFloat16AddEXT = 6095 ,
1105
1107
DebugInfoModuleINTEL = 6114 ,
1106
1108
SplitBarrierINTEL = 6141 ,
1109
+ FPGALatencyControlINTEL = 6171 ,
1107
1110
FPGAArgumentInterfacesINTEL = 6174 ,
1108
1111
GroupUniformArithmeticKHR = 6400 ,
1109
1112
},
Original file line number Diff line number Diff line change 549
549
'SingleElementVectorINTEL' : 6085 ,
550
550
'VectorComputeCallableFunctionINTEL' : 6087 ,
551
551
'MediaBlockIOINTEL' : 6140 ,
552
+ 'LatencyControlLabelINTEL' : 6172 ,
553
+ 'LatencyControlConstraintINTEL' : 6173 ,
552
554
'ConduitKernelArgumentINTEL' : 6175 ,
553
555
'RegisterMapKernelArgumentINTEL' : 6176 ,
554
556
'MMHostInterfaceAddressWidthINTEL' : 6177 ,
1104
1106
'AtomicFloat16AddEXT' : 6095 ,
1105
1107
'DebugInfoModuleINTEL' : 6114 ,
1106
1108
'SplitBarrierINTEL' : 6141 ,
1109
+ 'FPGALatencyControlINTEL' : 6171 ,
1107
1110
'FPGAArgumentInterfacesINTEL' : 6174 ,
1108
1111
'GroupUniformArithmeticKHR' : 6400 ,
1109
1112
},
Original file line number Diff line number Diff line change @@ -577,6 +577,8 @@ enum Decoration : uint
577
577
SingleElementVectorINTEL = 6085 ,
578
578
VectorComputeCallableFunctionINTEL = 6087 ,
579
579
MediaBlockIOINTEL = 6140 ,
580
+ LatencyControlLabelINTEL = 6172 ,
581
+ LatencyControlConstraintINTEL = 6173 ,
580
582
ConduitKernelArgumentINTEL = 6175 ,
581
583
RegisterMapKernelArgumentINTEL = 6176 ,
582
584
MMHostInterfaceAddressWidthINTEL = 6177 ,
@@ -1149,6 +1151,7 @@ enum Capability : uint
1149
1151
AtomicFloat16AddEXT = 6095 ,
1150
1152
DebugInfoModuleINTEL = 6114 ,
1151
1153
SplitBarrierINTEL = 6141 ,
1154
+ FPGALatencyControlINTEL = 6171 ,
1152
1155
FPGAArgumentInterfacesINTEL = 6174 ,
1153
1156
GroupUniformArithmeticKHR = 6400 ,
1154
1157
}
You can’t perform that action at this time.
0 commit comments