Skip to content

Commit d5301a8

Browse files
authored
1 parent f1e0d8b commit d5301a8

File tree

10 files changed

+31
-0
lines changed

10 files changed

+31
-0
lines changed

include/spirv/unified1/spirv.bf

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -603,6 +603,7 @@ namespace Spv
603603
SingleElementVectorINTEL = 6085,
604604
VectorComputeCallableFunctionINTEL = 6087,
605605
MediaBlockIOINTEL = 6140,
606+
StallFreeINTEL = 6151,
606607
FPMaxErrorDecorationINTEL = 6170,
607608
LatencyControlLabelINTEL = 6172,
608609
LatencyControlConstraintINTEL = 6173,
@@ -1203,6 +1204,7 @@ namespace Spv
12031204
DebugInfoModuleINTEL = 6114,
12041205
BFloat16ConversionINTEL = 6115,
12051206
SplitBarrierINTEL = 6141,
1207+
FPGAClusterAttributesV2INTEL = 6150,
12061208
FPGAKernelAttributesv2INTEL = 6161,
12071209
FPMaxErrorINTEL = 6169,
12081210
FPGALatencyControlINTEL = 6171,

include/spirv/unified1/spirv.core.grammar.json

Lines changed: 13 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -13579,6 +13579,12 @@
1357913579
"capabilities" : [ "VectorComputeINTEL" ],
1358013580
"version" : "None"
1358113581
},
13582+
{
13583+
"enumerant" : "StallFreeINTEL",
13584+
"value" : 6151,
13585+
"capabilities" : [ "FPGAClusterAttributesV2INTEL" ],
13586+
"version" : "None"
13587+
},
1358213588
{
1358313589
"enumerant" : "FPMaxErrorDecorationINTEL",
1358413590
"value" : 6170,
@@ -16271,6 +16277,13 @@
1627116277
"extensions" : [ "SPV_INTEL_split_barrier" ],
1627216278
"version" : "None"
1627316279
},
16280+
{
16281+
"enumerant" : "FPGAClusterAttributesV2INTEL",
16282+
"value" : 6150,
16283+
"capabilities" : [ "FPGAClusterAttributesINTEL" ],
16284+
"extensions" : [ "SPV_INTEL_fpga_cluster_attributes" ],
16285+
"version" : "None"
16286+
},
1627416287
{
1627516288
"enumerant" : "FPGAKernelAttributesv2INTEL",
1627616289
"value" : 6161,

include/spirv/unified1/spirv.cs

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -602,6 +602,7 @@ public enum Decoration
602602
SingleElementVectorINTEL = 6085,
603603
VectorComputeCallableFunctionINTEL = 6087,
604604
MediaBlockIOINTEL = 6140,
605+
StallFreeINTEL = 6151,
605606
FPMaxErrorDecorationINTEL = 6170,
606607
LatencyControlLabelINTEL = 6172,
607608
LatencyControlConstraintINTEL = 6173,
@@ -1202,6 +1203,7 @@ public enum Capability
12021203
DebugInfoModuleINTEL = 6114,
12031204
BFloat16ConversionINTEL = 6115,
12041205
SplitBarrierINTEL = 6141,
1206+
FPGAClusterAttributesV2INTEL = 6150,
12051207
FPGAKernelAttributesv2INTEL = 6161,
12061208
FPMaxErrorINTEL = 6169,
12071209
FPGALatencyControlINTEL = 6171,

include/spirv/unified1/spirv.h

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -608,6 +608,7 @@ typedef enum SpvDecoration_ {
608608
SpvDecorationSingleElementVectorINTEL = 6085,
609609
SpvDecorationVectorComputeCallableFunctionINTEL = 6087,
610610
SpvDecorationMediaBlockIOINTEL = 6140,
611+
SpvDecorationStallFreeINTEL = 6151,
611612
SpvDecorationFPMaxErrorDecorationINTEL = 6170,
612613
SpvDecorationLatencyControlLabelINTEL = 6172,
613614
SpvDecorationLatencyControlConstraintINTEL = 6173,
@@ -1202,6 +1203,7 @@ typedef enum SpvCapability_ {
12021203
SpvCapabilityDebugInfoModuleINTEL = 6114,
12031204
SpvCapabilityBFloat16ConversionINTEL = 6115,
12041205
SpvCapabilitySplitBarrierINTEL = 6141,
1206+
SpvCapabilityFPGAClusterAttributesV2INTEL = 6150,
12051207
SpvCapabilityFPGAKernelAttributesv2INTEL = 6161,
12061208
SpvCapabilityFPMaxErrorINTEL = 6169,
12071209
SpvCapabilityFPGALatencyControlINTEL = 6171,

include/spirv/unified1/spirv.hpp

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -604,6 +604,7 @@ enum Decoration {
604604
DecorationSingleElementVectorINTEL = 6085,
605605
DecorationVectorComputeCallableFunctionINTEL = 6087,
606606
DecorationMediaBlockIOINTEL = 6140,
607+
DecorationStallFreeINTEL = 6151,
607608
DecorationFPMaxErrorDecorationINTEL = 6170,
608609
DecorationLatencyControlLabelINTEL = 6172,
609610
DecorationLatencyControlConstraintINTEL = 6173,
@@ -1198,6 +1199,7 @@ enum Capability {
11981199
CapabilityDebugInfoModuleINTEL = 6114,
11991200
CapabilityBFloat16ConversionINTEL = 6115,
12001201
CapabilitySplitBarrierINTEL = 6141,
1202+
CapabilityFPGAClusterAttributesV2INTEL = 6150,
12011203
CapabilityFPGAKernelAttributesv2INTEL = 6161,
12021204
CapabilityFPMaxErrorINTEL = 6169,
12031205
CapabilityFPGALatencyControlINTEL = 6171,

include/spirv/unified1/spirv.hpp11

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -604,6 +604,7 @@ enum class Decoration : unsigned {
604604
SingleElementVectorINTEL = 6085,
605605
VectorComputeCallableFunctionINTEL = 6087,
606606
MediaBlockIOINTEL = 6140,
607+
StallFreeINTEL = 6151,
607608
FPMaxErrorDecorationINTEL = 6170,
608609
LatencyControlLabelINTEL = 6172,
609610
LatencyControlConstraintINTEL = 6173,
@@ -1198,6 +1199,7 @@ enum class Capability : unsigned {
11981199
DebugInfoModuleINTEL = 6114,
11991200
BFloat16ConversionINTEL = 6115,
12001201
SplitBarrierINTEL = 6141,
1202+
FPGAClusterAttributesV2INTEL = 6150,
12011203
FPGAKernelAttributesv2INTEL = 6161,
12021204
FPMaxErrorINTEL = 6169,
12031205
FPGALatencyControlINTEL = 6171,

include/spirv/unified1/spirv.json

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -630,6 +630,7 @@
630630
"SingleElementVectorINTEL": 6085,
631631
"VectorComputeCallableFunctionINTEL": 6087,
632632
"MediaBlockIOINTEL": 6140,
633+
"StallFreeINTEL": 6151,
633634
"FPMaxErrorDecorationINTEL": 6170,
634635
"LatencyControlLabelINTEL": 6172,
635636
"LatencyControlConstraintINTEL": 6173,
@@ -1178,6 +1179,7 @@
11781179
"DebugInfoModuleINTEL": 6114,
11791180
"BFloat16ConversionINTEL": 6115,
11801181
"SplitBarrierINTEL": 6141,
1182+
"FPGAClusterAttributesV2INTEL": 6150,
11811183
"FPGAKernelAttributesv2INTEL": 6161,
11821184
"FPMaxErrorINTEL": 6169,
11831185
"FPGALatencyControlINTEL": 6171,

include/spirv/unified1/spirv.lua

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -577,6 +577,7 @@ spv = {
577577
SingleElementVectorINTEL = 6085,
578578
VectorComputeCallableFunctionINTEL = 6087,
579579
MediaBlockIOINTEL = 6140,
580+
StallFreeINTEL = 6151,
580581
FPMaxErrorDecorationINTEL = 6170,
581582
LatencyControlLabelINTEL = 6172,
582583
LatencyControlConstraintINTEL = 6173,
@@ -1160,6 +1161,7 @@ spv = {
11601161
DebugInfoModuleINTEL = 6114,
11611162
BFloat16ConversionINTEL = 6115,
11621163
SplitBarrierINTEL = 6141,
1164+
FPGAClusterAttributesV2INTEL = 6150,
11631165
FPGAKernelAttributesv2INTEL = 6161,
11641166
FPMaxErrorINTEL = 6169,
11651167
FPGALatencyControlINTEL = 6171,

include/spirv/unified1/spirv.py

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -577,6 +577,7 @@
577577
'SingleElementVectorINTEL' : 6085,
578578
'VectorComputeCallableFunctionINTEL' : 6087,
579579
'MediaBlockIOINTEL' : 6140,
580+
'StallFreeINTEL' : 6151,
580581
'FPMaxErrorDecorationINTEL' : 6170,
581582
'LatencyControlLabelINTEL' : 6172,
582583
'LatencyControlConstraintINTEL' : 6173,
@@ -1160,6 +1161,7 @@
11601161
'DebugInfoModuleINTEL' : 6114,
11611162
'BFloat16ConversionINTEL' : 6115,
11621163
'SplitBarrierINTEL' : 6141,
1164+
'FPGAClusterAttributesV2INTEL' : 6150,
11631165
'FPGAKernelAttributesv2INTEL' : 6161,
11641166
'FPMaxErrorINTEL' : 6169,
11651167
'FPGALatencyControlINTEL' : 6171,

include/spirv/unified1/spv.d

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -605,6 +605,7 @@ enum Decoration : uint
605605
SingleElementVectorINTEL = 6085,
606606
VectorComputeCallableFunctionINTEL = 6087,
607607
MediaBlockIOINTEL = 6140,
608+
StallFreeINTEL = 6151,
608609
FPMaxErrorDecorationINTEL = 6170,
609610
LatencyControlLabelINTEL = 6172,
610611
LatencyControlConstraintINTEL = 6173,
@@ -1205,6 +1206,7 @@ enum Capability : uint
12051206
DebugInfoModuleINTEL = 6114,
12061207
BFloat16ConversionINTEL = 6115,
12071208
SplitBarrierINTEL = 6141,
1209+
FPGAClusterAttributesV2INTEL = 6150,
12081210
FPGAKernelAttributesv2INTEL = 6161,
12091211
FPMaxErrorINTEL = 6169,
12101212
FPGALatencyControlINTEL = 6171,

0 commit comments

Comments
 (0)