File tree Expand file tree Collapse file tree 4 files changed +10
-12
lines changed
Expand file tree Collapse file tree 4 files changed +10
-12
lines changed Original file line number Diff line number Diff line change @@ -37,9 +37,10 @@ class BaseArticulationTest:
3737 """Shared test logic for CPU and CUDA."""
3838
3939 def setup_simulation (self , sim_device ):
40- config = SimulationManagerCfg (headless = True , sim_device = sim_device )
40+ config = SimulationManagerCfg (
41+ headless = True , sim_device = sim_device , num_envs = NUM_ARENAS
42+ )
4143 self .sim = SimulationManager (config )
42- self .sim .build_multiple_arenas (NUM_ARENAS )
4344
4445 art_path = get_data_path (ART_PATH )
4546 assert os .path .isfile (art_path )
@@ -194,7 +195,6 @@ def setup_method(self):
194195 self .setup_simulation ("cpu" )
195196
196197
197- @pytest .mark .skip (reason = "Skipping CUDA tests temporarily" )
198198class TestArticulationCUDA (BaseArticulationTest ):
199199 def setup_method (self ):
200200 self .setup_simulation ("cuda" )
Original file line number Diff line number Diff line change @@ -40,9 +40,10 @@ class BaseRigidObjectTest:
4040 """Shared test logic for CPU and CUDA."""
4141
4242 def setup_simulation (self , sim_device ):
43- config = SimulationManagerCfg (headless = True , sim_device = sim_device )
43+ config = SimulationManagerCfg (
44+ headless = True , sim_device = sim_device , num_envs = NUM_ARENAS
45+ )
4446 self .sim = SimulationManager (config )
45- self .sim .build_multiple_arenas (NUM_ARENAS )
4647
4748 duck_path = get_data_path (DUCK_PATH )
4849 assert os .path .isfile (duck_path )
@@ -300,7 +301,6 @@ def setup_method(self):
300301 self .setup_simulation ("cpu" )
301302
302303
303- @pytest .mark .skip (reason = "Skipping CUDA tests temporarily" )
304304class TestRigidObjectCUDA (BaseRigidObjectTest ):
305305 def setup_method (self ):
306306 self .setup_simulation ("cuda" )
Original file line number Diff line number Diff line change @@ -35,9 +35,10 @@ class BaseRigidObjectGroupTest:
3535 """Shared test logic for CPU and CUDA."""
3636
3737 def setup_simulation (self , sim_device ):
38- config = SimulationManagerCfg (headless = True , sim_device = sim_device )
38+ config = SimulationManagerCfg (
39+ headless = True , sim_device = sim_device , num_envs = NUM_ARENAS
40+ )
3941 self .sim = SimulationManager (config )
40- self .sim .build_multiple_arenas (NUM_ARENAS )
4142
4243 duck_path = get_data_path (DUCK_PATH )
4344 assert os .path .isfile (duck_path )
@@ -126,7 +127,6 @@ def setup_method(self):
126127
127128
128129# TODO: Fix CUDA tests issue.
129- @pytest .mark .skip (reason = "Skipping CUDA tests temporarily" )
130130class TestRigidObjectGroupCUDA (BaseRigidObjectGroupTest ):
131131 def setup_method (self ):
132132 self .setup_simulation ("cuda" )
Original file line number Diff line number Diff line change 5252class BaseRobotTest :
5353 def setup_simulation (self , sim_device ):
5454 # Set up simulation with specified device (CPU or CUDA)
55- config = SimulationManagerCfg (headless = True , sim_device = sim_device )
55+ config = SimulationManagerCfg (headless = True , sim_device = sim_device , num_envs = 10 )
5656 self .sim = SimulationManager (config )
57- self .sim .build_multiple_arenas (10 ) # NUM_ARENAS = 10
5857
5958 cfg = DexforceW1Cfg .from_dict (
6059 {
@@ -280,7 +279,6 @@ def setup_method(self):
280279 self .setup_simulation ("cpu" )
281280
282281
283- @pytest .mark .skip (reason = "Skipping CUDA tests temporarily" )
284282class TestRobotCUDA (BaseRobotTest ):
285283 def setup_method (self ):
286284 self .setup_simulation ("cuda" )
You can’t perform that action at this time.
0 commit comments