Skip to content

Commit 7583b4e

Browse files
authored
Add rebrand language referring to the Nexys 4 DDR
1 parent fa60017 commit 7583b4e

File tree

1 file changed

+1
-0
lines changed

1 file changed

+1
-0
lines changed

Nexys-A7-100T-Master.xdc

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -2,6 +2,7 @@
22
## To use it in a project:
33
## - uncomment the lines corresponding to used pins
44
## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project
5+
## Note: As the Nexys 4 DDR was rebranded to the Nexys A7 with no substantial changes, this XDC file will also work for the Nexys 4 DDR.
56

67
## Clock signal
78
#set_property -dict { PACKAGE_PIN E3 IOSTANDARD LVCMOS33 } [get_ports { CLK100MHZ }]; #IO_L12P_T1_MRCC_35 Sch=clk100mhz

0 commit comments

Comments
 (0)