We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 59228c6 commit 0d1a686Copy full SHA for 0d1a686
drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_5_0_offset.h
@@ -9478,6 +9478,8 @@
9478
#define regRLC_GFX_IMU_CMD_BASE_IDX 1
9479
#define regGFX_IMU_RLC_STATUS 0x4054
9480
#define regGFX_IMU_RLC_STATUS_BASE_IDX 1
9481
+#define regGFX_IMU_STATUS 0x4055
9482
+#define regGFX_IMU_STATUS_BASE_IDX 1
9483
#define regGFX_IMU_SOC_DATA 0x4059
9484
#define regGFX_IMU_SOC_DATA_BASE_IDX 1
9485
#define regGFX_IMU_SOC_ADDR 0x405a
0 commit comments