Skip to content

Commit 41d0eaa

Browse files
yanghuataoxiaoxiang781216
authored andcommitted
toolchain/ghs: Fix ?? "trigraphs not allowed" warnings
"/mnt/yang/qixinwei_vela_warnings_04_23/nuttx/include/nuttx/pci/pci_regs.h", line 263: warning apache#1695-D: trigraphs not allowed #define PCI_PM_CTRL_DATA_SEL_MASK 0x1e00 /* Data select (??) */ ^ "/mnt/yang/qixinwei_vela_warnings_04_23/nuttx/include/nuttx/pci/pci_regs.h", line 264: warning apache#1695-D: trigraphs not allowed #define PCI_PM_CTRL_DATA_SCALE_MASK 0x6000 /* Data scale (??) */ ^ "/mnt/yang/qixinwei_vela_warnings_04_23/nuttx/include/nuttx/pci/pci_regs.h", line 266: warning apache#1695-D: trigraphs not allowed #define PCI_PM_PPB_EXTENSIONS 6 /* PPB support extensions (??) */ ^ "/mnt/yang/qixinwei_vela_warnings_04_23/nuttx/include/nuttx/pci/pci_regs.h", line 267: warning apache#1695-D: trigraphs not allowed #define PCI_PM_PPB_B2_B3 0x40 /* Stop clock when in D3hot (??) */ ^ "/mnt/yang/qixinwei_vela_warnings_04_23/nuttx/include/nuttx/pci/pci_regs.h", line 268: warning apache#1695-D: trigraphs not allowed #define PCI_PM_BPCC_ENABLE 0x80 /* Bus power/clock control enable (??) */ ^ "/mnt/yang/qixinwei_vela_warnings_04_23/nuttx/include/nuttx/pci/pci_regs.h", line 269: warning apache#1695-D: trigraphs not allowed #define PCI_PM_DATA_REGISTER 7 /* (??) */ Signed-off-by: yanghuatao <[email protected]>
1 parent e4be747 commit 41d0eaa

File tree

1 file changed

+6
-6
lines changed

1 file changed

+6
-6
lines changed

include/nuttx/pci/pci_regs.h

Lines changed: 6 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -267,13 +267,13 @@
267267
#define PCI_PM_CTRL_STATE_MASK 0x0003 /* Current power state (D0 to D3) */
268268
#define PCI_PM_CTRL_NO_SOFT_RESET 0x0008 /* No reset for D3hot->D0 */
269269
#define PCI_PM_CTRL_PME_ENABLE 0x0100 /* PME pin enable */
270-
#define PCI_PM_CTRL_DATA_SEL_MASK 0x1e00 /* Data select (??) */
271-
#define PCI_PM_CTRL_DATA_SCALE_MASK 0x6000 /* Data scale (??) */
270+
#define PCI_PM_CTRL_DATA_SEL_MASK 0x1e00 /* Data select (/?/?) */
271+
#define PCI_PM_CTRL_DATA_SCALE_MASK 0x6000 /* Data scale (/?/?) */
272272
#define PCI_PM_CTRL_PME_STATUS 0x8000 /* PME pin status */
273-
#define PCI_PM_PPB_EXTENSIONS 6 /* PPB support extensions (??) */
274-
#define PCI_PM_PPB_B2_B3 0x40 /* Stop clock when in D3hot (??) */
275-
#define PCI_PM_BPCC_ENABLE 0x80 /* Bus power/clock control enable (??) */
276-
#define PCI_PM_DATA_REGISTER 7 /* (??) */
273+
#define PCI_PM_PPB_EXTENSIONS 6 /* PPB support extensions (/?/?) */
274+
#define PCI_PM_PPB_B2_B3 0x40 /* Stop clock when in D3hot (/?/?) */
275+
#define PCI_PM_BPCC_ENABLE 0x80 /* Bus power/clock control enable (/?/?) */
276+
#define PCI_PM_DATA_REGISTER 7 /* (/?/?) */
277277
#define PCI_PM_SIZEOF 8
278278

279279
/* AGP registers */

0 commit comments

Comments
 (0)