Skip to content

Commit d2eb3db

Browse files
eren-terziogluxiaoxiang781216
authored andcommitted
Docs/espressif: Add crypto defconfig docs for esp32[-c3|-c6|-h2]
Docs/espressif: Add crypto defconfig docs for risc-v based Espressif chips Signed-off-by: Eren Terzioglu <[email protected]>
1 parent b7f98a9 commit d2eb3db

File tree

6 files changed

+57
-3
lines changed

6 files changed

+57
-3
lines changed

Documentation/platforms/risc-v/esp32c3/boards/esp32c3-generic/index.rst

Lines changed: 18 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -163,6 +163,24 @@ disables the NuttShell to get the best possible score.
163163
.. note:: As the NSH is disabled, the application will start as soon as the
164164
system is turned on.
165165

166+
crypto
167+
------
168+
169+
This configuration enables support for the cryptographic hardware and
170+
the ``/dev/crypto`` device file. Currently, we are supporting SHA-1,
171+
SHA-224 and SHA-256 algorithms using hardware.
172+
To test hardware acceleration, you can use `hmac` example and following output
173+
should look like this::
174+
175+
nsh> hmac
176+
...
177+
hmac sha1 success
178+
hmac sha1 success
179+
hmac sha1 success
180+
hmac sha256 success
181+
hmac sha256 success
182+
hmac sha256 success
183+
166184
efuse
167185
-----
168186

Documentation/platforms/risc-v/esp32c3/index.rst

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -365,7 +365,7 @@ RMT Yes
365365
RNG Yes
366366
RSA No
367367
RTC Yes
368-
SHA No
368+
SHA Yes
369369
SPI Yes
370370
SPIFLASH Yes
371371
SPIRAM No

Documentation/platforms/risc-v/esp32c6/boards/esp32c6-devkitc/index.rst

Lines changed: 18 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -146,6 +146,24 @@ disables the NuttShell to get the best possible score.
146146
.. note:: As the NSH is disabled, the application will start as soon as the
147147
system is turned on.
148148

149+
crypto
150+
------
151+
152+
This configuration enables support for the cryptographic hardware and
153+
the ``/dev/crypto`` device file. Currently, we are supporting SHA-1,
154+
SHA-224 and SHA-256 algorithms using hardware.
155+
To test hardware acceleration, you can use `hmac` example and following output
156+
should look like this::
157+
158+
nsh> hmac
159+
...
160+
hmac sha1 success
161+
hmac sha1 success
162+
hmac sha1 success
163+
hmac sha256 success
164+
hmac sha256 success
165+
hmac sha256 success
166+
149167
efuse
150168
-----
151169

Documentation/platforms/risc-v/esp32c6/index.rst

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -356,7 +356,7 @@ RNG Yes
356356
RSA No
357357
RTC Yes
358358
SDIO No
359-
SHA No
359+
SHA Yes
360360
SPI Yes
361361
SPIFLASH Yes
362362
SPIRAM No

Documentation/platforms/risc-v/esp32h2/boards/esp32h2-devkit/index.rst

Lines changed: 18 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -129,6 +129,24 @@ disables the NuttShell to get the best possible score.
129129
.. note:: As the NSH is disabled, the application will start as soon as the
130130
system is turned on.
131131

132+
crypto
133+
------
134+
135+
This configuration enables support for the cryptographic hardware and
136+
the ``/dev/crypto`` device file. Currently, we are supporting SHA-1,
137+
SHA-224 and SHA-256 algorithms using hardware.
138+
To test hardware acceleration, you can use `hmac` example and following output
139+
should look like this::
140+
141+
nsh> hmac
142+
...
143+
hmac sha1 success
144+
hmac sha1 success
145+
hmac sha1 success
146+
hmac sha256 success
147+
hmac sha256 success
148+
hmac sha256 success
149+
132150
efuse
133151
-----
134152

Documentation/platforms/risc-v/esp32h2/index.rst

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -357,7 +357,7 @@ RMT Yes
357357
RNG Yes
358358
RSA No
359359
RTC Yes
360-
SHA No
360+
SHA Yes
361361
SPI Yes
362362
SPIFLASH Yes
363363
SPIRAM No

0 commit comments

Comments
 (0)