We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent fe7ec77 commit 3ce5ff0Copy full SHA for 3ce5ff0
CHANGELOG.md
@@ -35,6 +35,7 @@ and this project adheres to [Semantic Versioning](https://semver.org/spec/v2.0.0
35
* FFT module is updated to perform in-place FFT in intermediate steps of ND FFT [#2543](https://github.com/IntelPython/dpnp/pull/2543)
36
* Reused dpctl tensor include to enable experimental SYCL namespace for complex types [#2546](https://github.com/IntelPython/dpnp/pull/2546)
37
* Changed Windows-specific logic in dpnp initialization [#2553](https://github.com/IntelPython/dpnp/pull/2553)
38
+* Improved performance of `dpnp.linalg.det` and `dpnp.linalg.slogdet` for batched GPU inputs [#2572](https://github.com/IntelPython/dpnp/pull/2572)
39
40
### Deprecated
41
0 commit comments