@@ -71,8 +71,7 @@ MCFixupKindInfo RISCVAsmBackend::getFixupKindInfo(MCFixupKind Kind) const {
71
71
{" fixup_riscv_lo12_i" , 20 , 12 , 0 },
72
72
{" fixup_riscv_12_i" , 20 , 12 , 0 },
73
73
{" fixup_riscv_lo12_s" , 0 , 32 , 0 },
74
- {" fixup_riscv_pcrel_hi20" , 12 , 20 ,
75
- MCFixupKindInfo::FKF_IsPCRel | MCFixupKindInfo::FKF_IsTarget},
74
+ {" fixup_riscv_pcrel_hi20" , 12 , 20 , MCFixupKindInfo::FKF_IsPCRel},
76
75
{" fixup_riscv_pcrel_lo12_i" , 20 , 12 ,
77
76
MCFixupKindInfo::FKF_IsPCRel | MCFixupKindInfo::FKF_IsTarget},
78
77
{" fixup_riscv_pcrel_lo12_s" , 0 , 32 ,
@@ -580,11 +579,6 @@ bool RISCVAsmBackend::evaluateTargetFixup(
580
579
switch (Fixup.getTargetKind ()) {
581
580
default :
582
581
llvm_unreachable (" Unexpected fixup kind!" );
583
- case RISCV::fixup_riscv_pcrel_hi20:
584
- AUIPCFixup = &Fixup;
585
- AUIPCDF = DF;
586
- AUIPCTarget = Target;
587
- break ;
588
582
case RISCV::fixup_riscv_pcrel_lo12_i:
589
583
case RISCV::fixup_riscv_pcrel_lo12_s: {
590
584
AUIPCFixup = cast<RISCVMCExpr>(Fixup.getValue ())->getPCRelHiFixup (&AUIPCDF);
0 commit comments