@@ -944,32 +944,31 @@ static const struct rpm_regulator_data rpm_pm8950_regulators[] = {
944
944
{ "s2" , QCOM_SMD_RPM_SMPA , 2 , & pm8950_hfsmps , "vdd_s2" },
945
945
{ "s3" , QCOM_SMD_RPM_SMPA , 3 , & pm8950_hfsmps , "vdd_s3" },
946
946
{ "s4" , QCOM_SMD_RPM_SMPA , 4 , & pm8950_hfsmps , "vdd_s4" },
947
- { "s5" , QCOM_SMD_RPM_SMPA , 5 , & pm8950_ftsmps2p5 , "vdd_s5" },
947
+ /* S5 is managed via SPMI. */
948
948
{ "s6" , QCOM_SMD_RPM_SMPA , 6 , & pm8950_hfsmps , "vdd_s6" },
949
949
950
950
{ "l1" , QCOM_SMD_RPM_LDOA , 1 , & pm8950_ult_nldo , "vdd_l1_l19" },
951
951
{ "l2" , QCOM_SMD_RPM_LDOA , 2 , & pm8950_ult_nldo , "vdd_l2_l23" },
952
952
{ "l3" , QCOM_SMD_RPM_LDOA , 3 , & pm8950_ult_nldo , "vdd_l3" },
953
- { "l4" , QCOM_SMD_RPM_LDOA , 4 , & pm8950_ult_pldo , "vdd_l4_l5_l6_l7_l16" },
954
- { "l5" , QCOM_SMD_RPM_LDOA , 5 , & pm8950_pldo_lv , "vdd_l4_l5_l6_l7_l16 " },
955
- { "l6" , QCOM_SMD_RPM_LDOA , 6 , & pm8950_pldo_lv , "vdd_l4_l5_l6_l7_l16 " },
956
- { "l7" , QCOM_SMD_RPM_LDOA , 7 , & pm8950_pldo_lv , "vdd_l4_l5_l6_l7_l16 " },
953
+ /* L4 seems not to exist. */
954
+ { "l5" , QCOM_SMD_RPM_LDOA , 5 , & pm8950_pldo_lv , "vdd_l5_l6_l7_l16 " },
955
+ { "l6" , QCOM_SMD_RPM_LDOA , 6 , & pm8950_pldo_lv , "vdd_l5_l6_l7_l16 " },
956
+ { "l7" , QCOM_SMD_RPM_LDOA , 7 , & pm8950_pldo_lv , "vdd_l5_l6_l7_l16 " },
957
957
{ "l8" , QCOM_SMD_RPM_LDOA , 8 , & pm8950_ult_pldo , "vdd_l8_l11_l12_l17_l22" },
958
958
{ "l9" , QCOM_SMD_RPM_LDOA , 9 , & pm8950_ult_pldo , "vdd_l9_l10_l13_l14_l15_l18" },
959
959
{ "l10" , QCOM_SMD_RPM_LDOA , 10 , & pm8950_ult_nldo , "vdd_l9_l10_l13_l14_l15_l18" },
960
- { "l11" , QCOM_SMD_RPM_LDOA , 11 , & pm8950_ult_pldo , "vdd_l8_l11_l12_l17_l22" },
961
- { "l12" , QCOM_SMD_RPM_LDOA , 12 , & pm8950_ult_pldo , "vdd_l8_l11_l12_l17_l22" },
962
- { "l13" , QCOM_SMD_RPM_LDOA , 13 , & pm8950_ult_pldo , "vdd_l9_l10_l13_l14_l15_l18" },
963
- { "l14" , QCOM_SMD_RPM_LDOA , 14 , & pm8950_ult_pldo , "vdd_l9_l10_l13_l14_l15_l18" },
964
- { "l15" , QCOM_SMD_RPM_LDOA , 15 , & pm8950_ult_pldo , "vdd_l9_l10_l13_l14_l15_l18" },
965
- { "l16" , QCOM_SMD_RPM_LDOA , 16 , & pm8950_ult_pldo , "vdd_l4_l5_l6_l7_l16" },
966
- { "l17" , QCOM_SMD_RPM_LDOA , 17 , & pm8950_ult_pldo , "vdd_l8_l11_l12_l17_l22" },
967
- { "l18" , QCOM_SMD_RPM_LDOA , 18 , & pm8950_ult_pldo , "vdd_l9_l10_l13_l14_l15_l18" },
968
- { "l19" , QCOM_SMD_RPM_LDOA , 18 , & pm8950_pldo , "vdd_l1_l19" },
969
- { "l20" , QCOM_SMD_RPM_LDOA , 18 , & pm8950_pldo , "vdd_l20" },
970
- { "l21" , QCOM_SMD_RPM_LDOA , 18 , & pm8950_pldo , "vdd_l21" },
971
- { "l22" , QCOM_SMD_RPM_LDOA , 18 , & pm8950_pldo , "vdd_l8_l11_l12_l17_l22" },
972
- { "l23" , QCOM_SMD_RPM_LDOA , 18 , & pm8950_pldo , "vdd_l2_l23" },
960
+ { "l11" , QCOM_SMD_RPM_LDOA , 11 , & pm8950_ult_pldo , "vdd_l8_l11_l12_l17_l22" },
961
+ { "l12" , QCOM_SMD_RPM_LDOA , 12 , & pm8950_ult_pldo , "vdd_l8_l11_l12_l17_l22" },
962
+ { "l13" , QCOM_SMD_RPM_LDOA , 13 , & pm8950_ult_pldo , "vdd_l9_l10_l13_l14_l15_l18" },
963
+ { "l14" , QCOM_SMD_RPM_LDOA , 14 , & pm8950_ult_pldo , "vdd_l9_l10_l13_l14_l15_l18" },
964
+ { "l15" , QCOM_SMD_RPM_LDOA , 15 , & pm8950_ult_pldo , "vdd_l9_l10_l13_l14_l15_l18" },
965
+ { "l16" , QCOM_SMD_RPM_LDOA , 16 , & pm8950_ult_pldo , "vdd_l5_l6_l7_l16" },
966
+ { "l17" , QCOM_SMD_RPM_LDOA , 17 , & pm8950_ult_pldo , "vdd_l8_l11_l12_l17_l22" },
967
+ /* L18 seems not to exist. */
968
+ { "l19" , QCOM_SMD_RPM_LDOA , 19 , & pm8950_pldo , "vdd_l1_l19" },
969
+ /* L20 & L21 seem not to exist. */
970
+ { "l22" , QCOM_SMD_RPM_LDOA , 22 , & pm8950_pldo , "vdd_l8_l11_l12_l17_l22" },
971
+ { "l23" , QCOM_SMD_RPM_LDOA , 23 , & pm8950_pldo , "vdd_l2_l23" },
973
972
{}
974
973
};
975
974
0 commit comments