Skip to content

Commit 3f612bc

Browse files
committed
Fix up some comments
1 parent 9bc6c45 commit 3f612bc

File tree

2 files changed

+1
-3
lines changed

2 files changed

+1
-3
lines changed

objdiff-core/src/diff/code.rs

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -435,7 +435,7 @@ fn diff_instruction(
435435
if left_resolved.code != right_resolved.code
436436
|| !reloc_eq(left_obj, right_obj, left_resolved, right_resolved, diff_config)
437437
{
438-
// If either data or relocations don't match, process instructions and compare args
438+
// If either the raw code bytes or relocations don't match, process instructions and compare args
439439
let left_ins = left_obj.arch.process_instruction(left_resolved, diff_config)?;
440440
let right_ins = left_obj.arch.process_instruction(right_resolved, diff_config)?;
441441
if left_ins.args.len() != right_ins.args.len() {

objdiff-core/src/diff/data.rs

Lines changed: 0 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -72,8 +72,6 @@ pub fn resolve_relocation<'obj>(
7272
}
7373

7474
/// Compares relocations contained with a certain data range.
75-
/// The DataDiffKind for each diff will either be `None`` (if the relocation matches),
76-
/// or `Replace` (if a relocation was changed, added, or removed).
7775
fn diff_data_relocs_for_range<'left, 'right>(
7876
left_obj: &'left Object,
7977
right_obj: &'right Object,

0 commit comments

Comments
 (0)